Any new digital logic family has important characteristics and limitations which must be understood in order to effectively design with them. In this section, we have attempted to predict some of these issues, but inevitably there will be many which we will overlook until real implementations of these gates is underway.