DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors

Vladimir Kiriansky, Ilia Lebedev, Saman Amarasinghe, Srinivas Devadas, Joel Emer {vlk, ilebedev, saman, devadas, emer}@csail.mit.edu

MICRO'18

October 24, 2018 Fukuoka, Japan





Outline

- Cache access timing attacks
- DAWG protection mechanism: Cache, Core
- OS support: System Calls, Resource Management
- Performance and security evaluation
- Conclusion & Q/A

Trust Boundaries



Trust Boundaries



Trust Boundaries



Trust Boundary Crossing APIs / Attack Vectors



Trust Boundary Crossing APIs / Attack Vectors



Victim's Protection Domain





Attacker's Protection Domain





- Accessor
 - Existing code non-speculative, traditional
 - Synthesized Spectre 1.0, 1.1 unresolved



- Accessor
 - Existing code non-speculative, traditional
 - Synthesized Spectre 1.0, 1.1 unresolved



- Accessor
 - Existing code non-speculative, traditional
 - Synthesized Spectre 1.0, 1.1 unresolved
- Channel = micro-architectural state: cache, TLB, branch predictor state, etc.



- Accessor
 - Existing code non-speculative, traditional
 - Synthesized Spectre 1.0, 1.1 unresolved
- Channel = micro-architectural state:
 cache, TLB, branch predictor state, etc.

Cache Covert Channel





[Flush+Reload, Evict+Reload, Thrash+Reload]

 Receiver evicts block A Flush / Evict / Thrash



 Receiver evicts block A Flush / Evict / Thrash



- Receiver evicts block A Flush / Evict / Thrash
- 2. Transmitter sends a 0 or 1 secret bit via access to A



- Receiver evicts block A Flush / Evict / Thrash
- 2. Transmitter sends a 0 or 1 secret bit via access to A
- 3. Receiver times access to A



- Receiver evicts block A Flush / Evict / Thrash
- 2. Transmitter sends a 0 or 1 secret bit via access to A
- 3. Receiver times access to A

infers secret bit 🔦



Cache Covert Channel





Block Cache Covert Channel?



- Cache Protection Domains
- Non-interference by any action: hit / flush / eviction / fill



- Cache Protection Domains
- Non-interference by any action: hit / flush / eviction / fill



- Partitioned ways of set-associative structures
 - Domain-private cache tag state

- Cache Protection Domains
- Non-interference by any action: hit / flush / eviction / fill



- Partitioned ways of set-associative structures
 - Domain-private cache tag state
 - Domain-private replacement metadata



Receiver evicts block A?
 Flush / Evict / Thrash



 Receiver evicts block A Flush / Evict / Thrash
 Evict



- Receiver evicts block A Flush / Evict / Thrash
- 2. Transmitter sends a 0 or 1 secret bit via access to A



- Receiver evicts block A Flush / Evict / Thrash
- 2. Transmitter sends a 0 or 1 secret bit via access to A
- 3. Receiver times access to A



no signal

- Receiver evicts block A Flush / Evict / Thrash
- 2. Transmitter sends a 0 or 1 secret bit via access to A
- 3. Receiver times access to A



no signal

- Receiver evicts block A Flush / Evict / Thrash
- 2. Transmitter sends a 0 or 1 secret bit via access to A
- 3. Receiver times access to A



No Cache Covert Channel





CAT: QoS Cache Partitioning

- Starting point in production silicon: Intel's Cache Allocation Technology for LLC
- Iyer et al [SC'04, SIGMETRICS'07, **MICRO'07**] From concept to reality in Haswell [HPCA'16]
- Not a security barrier



Quality of Service goal: prevent one application from dominating the cache

CAT: Way-Partitioned Set-associative Caches

- Way-partitioning LLC
- Protection domain IDs
 - Fill mask



- Way-partitioning L1-L3
- Protection domain IDs
 - Fill mask



- Way-partitioning L1-L3
- Protection domain IDs
 - Fill mask
 - Hit mask
 Hits


DAWG: Dynamically Allocated Way Guard

- Way-partitioning L1-L3
- Protection domain IDs
 - Fill mask
 - Hit mask
 Hits
 - PLRU updates



Higher Security than QoS Cache Partitioning

- Production QoS way-partitioning (CAT) by design allows hits across domains
- Not a security barrier

Hits

Cross-Domain



Higher Security than QoS Cache Partitioning

- Production QoS way-partitioning (CAT) by design allows hits across domains
- Not a security barrier



	CAT	DAWG
Way allocation		
Hits in victim		
Flush in victim		

Higher Security than QoS Cache Partitioning

- Production QoS way-partitioning (CAT) by design allows hits across domains
- Not a security barrier



	CAT	DAWG
Way allocation		
Hits in victim		
Flush in victim		
PLRU/NRU leak	X	

Shared Memory ->> Shared Cache



Flush+Reload Evict+Reload Thrash+Reload



Shared Sets -> Shared Metadata





OS Support and Resource Management

Protection Domain Isolation



Protection Domain Isolation



Protection Domain Isolation



Fast System Calls

- OS can access everything in process memory
- 2. In/out arguments in cache (dirty)



3. OS must not leak

Core & OS changes: Domain Descriptors

• Existing support for CAT



Core & OS changes: Domain Descriptors

• Existing support for CAT + DAWG



Core & OS changes: Domain Selectors

- Existing support for SMAP (Supervisor Mode Access Protection)
- Few routines access user-data & toggle SMAP copy_from_user copy_to_user

Core & OS changes: Domain Selectors

• Existing support for SMAP + DAWG

• Core MSR: separate code / load / store selectors



Domain Selectors Per-Thread

Core & OS changes: System calls

• Existing support for CAT & SMAP + DAWG

• Core MSR: separate code / load / store selectors

Fill Mask Code: User Hit Mask Store: User Domain Selectors

Per-Thread

Core & OS changes: System calls

• Existing support for CAT & SMAP + DAWG

• Core MSR: separate code / load / store selectors



Core & OS changes: System calls

• Existing support for CAT & SMAP + DAWG

• Core MSR: separate code / load / store selectors



Resource Management

- Extends CAT support + secure domain reallocation
- Secure dynamic way reassignment

Fill Mask Hit Mask

- Secure way sanitization
- Concurrent for shared caches

Fill Mask Hit Mask



Flush blocks in revoked way







DAWG Beyond Cache Partitioning

Cache Way Locking

Fill	Mask	
Hit	Mask	



Core & OS changes

- Shared libraries, memory mapped I/O, VM page sharing, and cache coherence
- Details in our paper



Performance Evaluation

Matching Performance of QoS Cache Partitioning

- Typical use case: public cloud VM isolation (no page sharing, no core sharing, no SMT)
 - → DAWG's performance is identical to production LLC way-partitioning (Intel's CAT)





12 13 14 15 16 17 18 19 20 12 13 14 15 16 17 18 19 20 12 13 14 15 16 17 18 19 20



Power-law graphs [GAPBS] Graph Size (log N)

[in zsim]





[in zsim]

Shared Data: DAWG vs CAT





Security Evaluation



Isolating peers



Isolating peers



Isolating peers and parents



Secure communication

Dedicated Host Insufficient: Remote Cache Timing Attacks



High-bandwidth remote cache timing attack
Remote Cache Reflection: Attacks and Defenses



High-bandwidth remote cache timing attack

Conclusion

- Partitioning is the foundation
- Minimal changes to hardware: Build on CAT
- Minimal changes to OS: Build on SMAP
- Minimal performance overhead: Zero or small over CAT QoS
- DAWG applies beyond caches: TLB, etc

Thanks



Backup Slides

Beyond Cache Partitioning: Code Prioritization





Beyond Cache Partitioning Streaming Data Isolation

 Graph application use case: 1-way for streaming edges
3-ways for per-vertex data



