



Semi-Automatic Microarchitecture Configuration of Soft-Core Systems


by Shobana Padmanabhan

The platform:




Better than existing approaches which

- Simulate all configurations exhaustively
- Consider only some of the tunable parameters
- Not feasible to simulate applications with long runtimes




~48 reconfigurable parameters for LEON

Tuning



Optimization challenges: Expensive data-points




Yes/No	Variable	Area Incr %	Time Dcr%	
	iCache setsize=1KB	CS ₁	4	0
	iCache setsize=2KB	CS ₂	7	10
	iCache setsize=4KB	CS ₃	20	50
...
	iCache setsize=64KB	CS ₇	80	51
	iCache assoc=1way	CA ₁	5	0
	iCache assoc=2way	CA ₂	7	1
	iCache assoc=3way	CA ₃	10	1
	iCache assoc=4way	CA ₄	20	1
	dCache setsize=1KB	DS ₁	3	0
	dCache setsize=2KB	DS ₂	5	1
...

BINARY VARIABLES
 CS₁, CS₂, CS₃, ..., CS₇, CA₁, CA₂, CA₃, CA₄, DS₁, DS₂, DS₃, ..., DS₇, DA₁, DA₂, DA₃, DA₄, ...


MINIMIZE
 $Z = .5(4CS_1 + 7CS_2 + 20CS_3 + \dots + 80CS_7 + 5CA_1 + 7CA_2 + 10CA_3 + 20CA_4 + 3DS_1 + 5DS_2 + \dots) + .5(0CS_4 - 10CS_5 - 50CS_6 - \dots - 51CS_7 - 0CA_1 - 1CA_2 - 1CA_3 - 1CA_4 - 0DS_1 - 1DS_2 - \dots)$

SUBJECT TO
 $4CS_1 + 7CS_2 + 20CS_3 + \dots + 80CS_7 + 5CA_1 + 7CA_2 + 10CA_3 + 20CA_4 + 3DS_1 + 5DS_2 + \dots \leq 100;$
 $4CS_1 + 7CS_2 + 20CS_3 + \dots + 80CS_7 = 1;$
 $5CA_1 + 7CA_2 + 10CA_3 + 20CA_4 \leq 1;$
 ...
 $CS_i \geq 0, i = 1, 2, \dots, 7 \quad CA_j \geq 0, j = 1, 2, 3, 4 \dots$

Approach



Platform also being used for teaching



- Hardware/ software co-design
- New hardware hash instruction
 - Network packet processing: Packet encoding/ decoding

Washington University in St. Louis

<http://liquid.arl.wustl.edu>

Funded by NSF under grant 03-13203

A typical Integer Programming model..