Reducing Instruction Cache Energy Using Gated Wordlines

by

Mukaya Panich

Submitted to the Department of Electrical Engineering and Computer Science

in Partial Fulfillment of the Requirements for the Degree of

Master of Engineering in Electrical Engineering and Computer Science

at the Massachusetts Institute of Technology

August 20, 1999

Author_____

Department of Electrical Engineering and Computer Science
August 20, 1999

Certified by _____

Professor Krste Asanovic
Thesis Supervisor

Accepted by _____

Professor Arthur C. Smith
Chairman, Department Committee on Graduate Theses