



User Case Study: ISI programming with RAW

Matt French (mfrench@isi.edu), Steve Crago (crago@isi.edu)

**Application Mappers: Lakshmi Srinivasan, Lavanya
Swetharanyan, Gunjan Dang**

**Routing & Scheduling: Dong-In Kang (dkang@isi.edu), Sumit
Lohani**

**Hardware & Firmware: Li Wang (lwang@isi.edu), Chen Chen
(chen@isi.edu)**

March 6th, 2003



How we use the system



- Starsearch (RAW User code)
 - All user code checked into cvs repository hosted by MIT
 - <http://cag-www.lcs.mit.edu/raw/starsearch.html>
 - ISI code at: starsearch/end-to-end/isi
- RAW Tools
 - Cagfarm (MIT)
 - Latest toolset
 - Local resources limited
 - Batch of long simulations
 - Local (ISI)
 - Editing
 - Shorter length simulations (< 1 hr)
 - Network reliability (cagfarm maintenance?)
 - Our perspective: Functionality and RAW performance identical



First Steps

- Basic examples starsearch/examples
 - include files
 - Makefile
- Starsearch is an example!
- <http://cag.lcs.mit.edu/raw/RawMap.html>
- Biggest help:
 - Starsearch mailing list archives
 - Raw cross reference at: <http://www.cag.lcs.mit.edu/lxr/>



8x8 Tile Wideband GMTI



- Proof of concept for ISI routing tool chain
 - complex routing patterns not seen in 4x4
- Largest tile size we can reasonably simulate
 - ~1 day per simulation
- Parameters


➤ PRF	1,000 Hz
➤ Transmit duty factor	10%
➤ Sampling Frequency	500 KHz
➤ Channels	8
➤ PRIs	48
➤ PRI staggers	2
➤ Subbands	2
➤ Post-ABF beams	4
➤ Post-STAP beams	2

➤ Range Gates	450
➤ Range Gates in Subband	225
➤ Subband Analysis Filter Taps	24
➤ Subband Synthesis Filter Taps	32
➤ Time Delay & Equalization Filter Taps	32
➤ Pulse Compression Filter Taps	16
➤ Dopplers out of Doppler Filter	47
➤ CPI Length	0.048 s





Communication Programming Model







Explicit Tile Partitioning Assumptions

- Problem: find minimum # of tiles to meet real-time constraints
- Computation: #Tiles = (Flops/s)/(P*STU*MTU)
 - P - Processor Speed - 250 MHz
 - STU - Single Tile Utilization - Flops/cycle - 50%
 - MTU - Multi-Tile Utilization - Percent of single tile utilization achieved when multiple tiles are connected - 50%
 - Load balance
- Memory
 - Size to fit local data memory - 32KB
 - Cache misses use dynamic network
- I/O
 - Included in Flops/s calculation
 - Leverage Static network - 1 cycle throughput
 - Most applications: Computation Time >> Communication Time



8x8 GMTI Tile Designation



Subband, TDE
No of tiles = 32




ABF
No of Tiles = 4




Doppler Filtering, Pulse Compression
No of tiles = 16



STAP
No of Tiles = 6



Subband Synthesis
No of Tiles = 4




Detection, Parameter Estimation
No of Tiles = 2



Computation: Subband Analysis



- Map Matlab to C/ASM
 - Expose parallelism
 - Data dimensionality
 - Categorize computation
 - Initialization
 - pre-compute and store
 - Filter taps, FFT weights
 - Real-time Stream
 - FFT, Complex Multiply
- Divide larger loops over tiles
 - # Range Gate Vectors = Nch * Npri = $8 \times 48 = 384$
 - Vectors / Tile = $384 / 32 = 12$
 - Load balanced!



Matlab

```
%filter taps will be calculated once, can store in memory  
% in C versions use static values listed in subband_filter.dat
```


```
%perform filter operation, FFT - mult - IFFT  
for subband = 1:nsub,  
    i_filter_data(subband,:) = fft(demod_data(subband,:),fft_leng) .*  
    F_filter_taps; %F_filter_taps is pre-computed static filter Freq response  
    filter_data(subband,:) = ifft(i_filter_data(subband,:),fft_leng);  
end
```



Subband Input Communication



- Virtualized Input stream by writing bC code
 - read from file
 - write to static network North port
 - also have output equivalent
- Top row passes data from North port to lower tiles
- Could hand write switch code






Subband / TDE Output



- Output of one Subband row communicates to one Adaptive Beamforming Tile
- Scheduling and code automation becomes a necessity








Communication Lessons



- Control Switch Tightly
 - Use BNEZD, BEQZD to hop from one communication pattern to another vs interrupt from tile processor




- Deadlock Avoidance
 - Local tile needs global routing to unroll communication
- Stalls can propagate





Current ISI non-API Tool Flow





Routesgen



- C code definition
 - Switch
 - Source destination pairing
 - Communication Length
 - Tile Processor
 - Output / Input buffers

route.input

route.info

Src-dest pairs , src addr, dest addr, pkt len

Task0_0_receive_data_0

36 - 51 , &abf_out[0] , &doppler_in[0] ,26

37 - 51 , &abf_out[0] , &doppler_in[26] ,26

38 - 51 , &abf_out[0] , &doppler_in[52] ,26



39 - 51 , &abf_out[0] , &doppler_in[78] ,18



Routing Path Optimizer



- Packs routes together for Optimality
- Breaks communication into sub-stages where necessary



Src-dest pairs subdivided into stages

Task0_0_receive_data_0_1 ← Stage #

36-35-43-51

Task0_0_receive_data_0_2

37-36-35-43-51

Task0_0_receive_data_0_3

38-37-36-35-43-51

Task0_0_receive_data_0_4

39-38-37-36-35-43-51





Tilegen



- Count number of hops to each switch
- Delay first execution of a path by difference of number of hops to switch

Tile #	0	1	2	3
Prolog	P->S	P->S	N->E	N->W
Body	P->S	P->S	N->E; E->P	N->W; W->P
Epilog			E->P	W->P



Switch configuration and hop count

Task0_0_receive_data_0

Tile35 1:e-s

Tile36 0:p-w

Tile43 2:n-s
LOCKHEED MARTIN

Tile51 3:n-p

BAE SYSTEMS



Switchgen



- Switch code generation
- Library of possible calls
- Switch code includes prologue / epilogue delays

route.h

```
void setup_Task0_0_receive_data_0_1_35();  
void send_Task0_0_receive_data_0_1_35(int length, int *data);  
void recv_Task0_0_receive_data_0_1_35(int length, int *data);  
void send_stride_Task0_0_receive_data_0_1_35(int length, int *data, int stride);  
void recv_stride_Task0_0_receive_data_0_1_35(int length, int *data, int stride);  
void blocking_pass_Task0_0_receive_data_0_1_35(int length);  
void nblocking_pass_Task0_0_receive_data_0_1_35(int length);  
void end_nblocking_pass_Task0_0_receive_data_0_1_35();
```

route_lib.c

C code for all the functions in route.h

route.S

Assembly code for the switch functions



BAE SYSTEMS




Codegen



- Tile processor code generation
- Accounts for auto-generated sub-stages

route.input




Source Code for all the tiles for different Communication rounds

```
#define Task0_0_35 {  
    blocking_pass_Task0_0_receive_data_0_1_35( 26); |  
    blocking_pass_Task0_0_receive_data_0_2_35( 26); |  
    blocking_pass_Task0_0_receive_data_0_3_35( 26); |  
    blocking_pass_Task0_0_receive_data_0_4_35( 18); |  
}
```

```
#define comm_0(COMM_RND, TILE#) {  
    switch (COMM_RND) { |  
        case :  
            switch(TILE#){  
                case 35: Task0_0_35;  
                .....  
            } } }
```



Static Communication API Development





Static Communication API Tools



- Profiling
 - Generate communication pairs
 - Allow scheduling flexibility while meeting constraints
- Routing
 - Maximize throughput (avoid congestion)
 - Avoid deadlocks
- Code generation
 - Switch code (hidden from user)
 - Switch set-up code



Sample API Code

```
#include <route.h>
main() {
    route_struct route_result;      int * receive_buffer;
    init_route(my_tile_id); // initialize routing table
        // do computation if needed
    for(i = 0; i < N ; i++) {
        // do computation if needed
        route_setup( stage_id, comm_id, OP_RECV, my_tile_id, src_tile_id, dest_tile_id,
amount_of_comm, & route_result); // set up switch

        receive_buffer = user_function(route_result); // check which route
        // do computation if needed
#define ROUTE_MODE
        MPI_RECV(receive_buffer, route_result->len );
#else
        receive(receive_buffer, route_result->len );
#endif
    }
#define ROUTE_MODE
        MPI_Finalize();
#else
        close_route(my_tile_id, ROUTE_MODE);
#endif
}
```



Static Communication API Status



- Tool flow functional
- Applications/modules
 - Corner turn
 - GMTI sub-band analysis
 - Multi-tile FFT
- Performance
 - <20% overhead for multi-tile FFT
 - Overhead decreases as bigger data chunks are exchanged



Debugging

- Debug / Develop Computational Kernel on x86 first
- Debug Raw communications w/o computation
 - Make sure no deadlock
 - Use data test patterns to tag if correct data goes through correct path
- Integrate Computation and Communication
 - Verify results against x86 output
- Typically use gmake run with raw_test_pass or printf's
- Nothing beats btl simulator



Initial Subband Results



Function	Cycles
Modulation per vector	17,413
FFT per vector	126,660
Freq Domain Multiply per vector	19,205
IFFT per vector	147,482
Downsample per vector	4,731
Subtotal	315,491
Total Subband (12 PRI vectors, 2 subbands)	7,571,784
TDE (FFT-MULT-IFFT) Total	3,157,272
Communication	1,138,224
Total	11,867,280
Time @ 250 Mhz	0.0474 s (CPI 0.048 s)



Next



- Applications
 - Linking more stages together
 - Update FFT - DITF w/ loop indexing yields ~2x
 - Develop a 4x4 Narrowband GMTI demo
- Static API
 - Cleaning up calls
 - Integrating improvements
- Hardware
 - Bringing up Raw chip @ ISI
 - Improving rawdb to Raw chip bandwidth