



Year	2005	2008	2011	2014
Technology (nm)	100	70	50	35
DRAM chip area (mm ²)	526	603	691	792
DRAM capacity (Gb)	8		64	
MPU chip area (mm²)	622	713	817	937
MPU transistors (x10 ⁹)	0.9	2.5	7.0	20.0
MPU Clock Rate (GHz)	3.5	6.0	10.0	13.5













 Course Project Work in groups of 2 or 3 (can go solo with permission) Preferably in an area related to your research interests Final result: 10 page conference paper + 20 minute presentation Staged project deadlines: September 26 (19 days time): Project proposal + presentation October 19: First project checkpoint + presentation November 9: Second project checkpoint + presentation December 5/7: Final project presentations December 12, 5pm: Final project writeup due in NE43-617 Each student in group must give at least one project presentation
 Work in groups of 2 or 3 (can go solo with permission) Preferably in an area related to your research interests Final result: 10 page conference paper + 20 minute presentation Staged project deadlines: September 26 (19 days time): Project proposal + presentation October 19: First project checkpoint + presentation November 9: Second project checkpoint + presentation December 5/7: Final project presentations December 12, 5pm: Final project writeup due in NE43-617 Each student in group must give at least one project presentation
 Work in groups of 2 or 3 (can go solo with permission) Preferably in an area related to your research interests Final result: 10 page conference paper + 20 minute presentation Staged project deadlines: September 26 (19 days time): Project proposal + presentation October 19: First project checkpoint + presentation November 9: Second project checkpoint + presentation December 5/7: Final project presentations December 12, 5pm: Final project writeup due in NE43-617 Each student in group must give at least one project presentation
 Preferably in an area related to your research interests Final result: 10 page conference paper + 20 minute presentation Staged project deadlines: September 26 (19 days time): Project proposal + presentation October 19: First project checkpoint + presentation November 9: Second project checkpoint + presentation December 5/7: Final project presentations December 12, 5pm: Final project writeup due in NE43-617 Each student in group must give at least one project presentation
 Final result: 10 page conference paper + 20 minute presentation Staged project deadlines: September 26 (19 days time): Project proposal + presentation October 19: First project checkpoint + presentation November 9: Second project checkpoint + presentation December 5/7: Final project presentations December 12, 5pm: Final project writeup due in NE43-617 Each student in group must give at least one project presentation
 Staged project deadlines: September 26 (19 days time): Project proposal + presentation October 19: First project checkpoint + presentation November 9: Second project checkpoint + presentation December 5/7: Final project presentations December 12, 5pm: Final project writeup due in NE43-617 Each student in group must give at least one project presentation
 Each student in group must give at least one project presentation
P
 Your work will be made publicly available through class web site
0.000. Advanced V// DI Communes Anabian two Construction 7, 2000. London 4, Dido 40, @ Kata Anab

























Sum	marizing Perf	ormance	
System	Rate (Task 1)	Rate (Task 2)	
Α	10	20	
В	20	10	
W	hich system is	s faster?	
6.893	: Advanced VLSI Computer Architectu	re. September 7. 2000. Lecture 1. Slide	23. © Krste Asanov

	depends who's selling					
System	Rate (Task 1)	Rate (Task 2)	Average			
Α	10	20	15			
В	20	10	15			
	Average	e throughput				
System	Rate (Task 1)	Rate (Task 2)	Average			
Α	0.50	2.00	1.25			
В	1.00	1.00	1.00			
	Through	put relative to B				
System	Rate (Task 1)	Rate (Task 2)	Average			
Α	1.00	1.00	1.00			
В	2.00	0.50	1.25			











- Select pieces of workload that work well on your design, ignore others
- Use unrealistic data set sizes for application (too big or too small)
- Report throughput numbers for a latency benchmark
- Report latency numbers for a throughput benchmark
- Report performance on a kernel and claim it represents an entire application
- Use 16-bit fixed-point arithmetic (because it's fastest on your system) even though application requires 64-bit floating-point arithmetic
- Use a less efficient algorithm on the competing machine
- Report speedup for an inefficient algorithm (bubblesort)
- Compare hand-optimized assembly code with unoptimized C code
- Compare your design using next year's technology against competitor's year old design (1% performance improvement per week)
- Ignore the relative cost of the systems being compared
- Report averages and not individual results
- Report speedup over unspecified base system, not absolute times
- Report efficiency not absolute times
- Report MFLOPS not absolute times (use inefficient algorithm)
 - [David Bailey "Twelve ways to fool the masses when giving performance results for parallel supercomputers"]

6.893: Advanced VLSI Computer Architecture. September 7. 2000. Lecture 1. Slide 29. © Krste Asanovic