

Software transactional memory*

Nir Shavit**, Dan Touitou

School of Mathematical Sciences, Tel-Aviv University, Ramat Aviv, Tel-Aviv 69978, Israel

Received: January 1996 / Revised: June 1996 / Accepted: August 1996

Summary. As we learn from the literature, flexibility in choosing synchronization operations greatly simplifies the task of designing highly concurrent programs. Unfortunately, existing hardware is inflexible and is at best on the level of a *Load_Linked/Store_Conditional* operation on a single word. Building on the hardware based transactional synchronization methodology of Herlihy and Moss, we offer *software transactional memory* (STM), a novel software method for supporting flexible transactional programming of synchronization operations. STM is non-blocking, and can be implemented on existing machines using only a *Load_Linked/Store_Conditional* operation. We use STM to provide a general highly concurrent method for translating sequential object implementations to non-blocking ones based on implementing a *k*-word *compare&swap* STM-transaction. Empirical evidence collected on simulated multiprocessor architectures shows that our method always outperforms the non-blocking translation methods in the style of Barnes, and outperforms Herlihy's translation method for sufficiently large numbers of processors. The key to the efficiency of our software-transactional approach is that unlike Barnes style methods, it is not based on a costly "recursive helping" policy.

Key words: Multiprocessor synchronization – Lock-free – Transactional memory – Distributed shared memory

1 Introduction

A major obstacle on the way to making multiprocessor machines widely acceptable is the difficulty of programmers in designing highly concurrent programs and data structures. Given the growing realization that unpredictable delay is an increasingly serious problem in modern multiprocessor architectures, we argue that conventional techniques for implementing concurrent objects by means

of critical sections are unsuitable, since they limit parallelism, increase contention for memory and interconnect, and make the system vulnerable to timing anomalies and processor failures. The key to highly concurrent programming is to decrease the number and size of critical sections a multiprocessor program uses (possibly eliminating critical sections altogether) by constructing classes of implementations that are *non-blocking* [7, 15, 16]. As we learn from the literature, flexibility in choosing the synchronization operations greatly simplifies the task of designing non-blocking concurrent programs. Examples are the non-blocking data-structures of Massalin and Pu [24] which use a *Compare&Swap* on two words, Anderson's [2] parallel path compression on lists which uses a special *Splice* operation, the counting networks of [5] which use combination of *Fetch&Complement* and *Fetch&Inc*, Israeli and Rappoport's Heap [20] which can be implemented using a three-word *Compare&Swap*, and many more. Unfortunately, most of the current or soon to be developed architectures support operations on the level of a *Load_Linked/Store_Conditional* operation for a single word, making most of these highly concurrent algorithms impractical in the near future.

Bershad [7] suggested to overcome the problem of providing efficient programming primitives on existing machines by employing operating system support. Herlihy and Moss [17] have proposed an ingenious hardware solution: transactional memory. By adding a specialized associative cache and making several minor changes to the cache consistency protocols, they are able to support a flexible transactional language for writing synchronization operations. Any synchronization operation can be written as a transaction and executed using an optimistic algorithm built into the consistency protocol. Unfortunately though, this solution is *blocking*.

This paper proposes to adopt the transactional approach, but not its hardware based implementation. We introduce *software transactional memory* (STM), a novel design that supports flexible transactional programming of synchronization operations in software. Though we cannot aim for the same overall performance, our software transactional memory has clear advantages in terms of applicability to today's machines, portability among

*A preliminary version of this paper appeared in the 14th ACM Symposium on the Principles of Distributed Computing, Ottawa, Ontario, Canada, 1995

Correspondence to: N. Shavit (e-mail: shanir@theory.lcs.mit.edu)

machines, and resiliency in the face of timing anomalies and processor failures.

We focus on implementations of a software transactional memory that support static transactions, that is, transactions which access a pre-determined sequence of locations. This class includes most of the known and proposed synchronization primitives in the literature.

1.1 STM in a nutshell

In a non-faulty environment, the way to ensure the atomicity of the operations is usually based on locking or acquiring exclusive ownerships on the memory locations accessed by a given operation Op . If a transaction cannot acquire an ownership it fails, and releases the ownerships already acquired. Otherwise, it succeeds in executing Op and frees the ownerships acquired. To guarantee liveness, one must first eliminate deadlocks, which for static transactions is done by acquiring the ownerships needed in some increasing order. In order to continue ensuring liveness in a faulty environment, we must make certain that every transaction completes even if the process which executes it has been delayed, swapped out, or crashed. This is achieved by a “helping” methodology, forcing other transactions which are trying to acquire the same location to help the owner of this location to complete its own transaction. The key feature in the transactional approach is that in order to free a location one need only help its single “owner” transaction. Moreover, one can effectively avoid the overhead of coordination among several transactions attempting to help release a location by employing a “reactive” helping policy which we call *non-redundant-helping*.

1.2 Sequential-to-non-blocking translation

One can use STM to provide a general highly concurrent method for translating sequential object implementations into non-blocking ones based on the caching approach of [6, 28]. The approach is straightforward: use transactional memory to implement any collection of changes to a shared object, performing them as an atomic k-word *Compare&Swap* transaction (see Fig. 2) on the desired locations. The non-blocking STM implementation guarantees that some transaction will always succeed.

Herlihy, in [16] (referred to in the sequel as *Herlihy’s method*), was the first to offer a general transformation of sequential objects into non-blocking concurrent ones. According to his methodology, updating a data structure is done by first copying it into a new allocated block of memory, making the changes on the new version and tentatively switching the pointer to the new data structure, all that with the help of *Load_Linked/Store_Conditional* atomic operations. Unfortunately, *Herlihy’s method* does not provide a suitable solution for large data structures and like the standard approach of locking the whole object, does not support concurrent updating. Alemany and Felten [4] and LaMarca [22] suggested to improve the efficiency of this general method at the price of losing portability, by using operating system support making a set of strong assumptions on system behavior.

To overcome the limitations of *Herlihy’s method*, Barnes, in [6], introduced his *caching* method, that avoids copying the whole object and allows concurrent disjoint updating. A similar approach was independently proposed by Turek, Shasha, and Prakash [28]. According to Barnes, a process first “simulates” the execution of the updating in its private memory, i.e., reading a location for the first time is done from the shared memory but writing is done into the private memory. Then, the process uses a non-blocking k-word *Read-Modify-Write* atomic operation which checks if the values contained in the memory are equivalent to the value read in the cache update. If this is the case, the operation stores the new values in the memory. Otherwise, the process restarts from the beginning. Barnes suggested to implement the k-word *Read-Modify-Write* by locking locations in ascending key. The key to achieving the non-blocking resilient behavior in the caching approach [6, 28] is the *cooperative method*: whenever a process needs (depends on) a location already locked by another process it helps the locking process to complete its own operation, and this is done recursively along the dependency chain. Though Barnes as well as Turek, Shasha, and Prakash are vague on specific implementation details, a recent paper by Israeli and Rappoport [21] gives, using the cooperative method, a clean and streamlined implementation of a non-blocking k-word *Compare&Swap* using *Load_Linked/Store_Conditional*. Our STM based translation method is similar to that of Israeli and Rappoport in that it uses the Barnes caching algorithm to acquire and release locations. However, it introduces a new *transactional* approach to providing non-blocking resilient behavior. We do so in order to overcome the two major drawbacks of the general *cooperative method* [6, 21, 28]:

- The cooperative method’s recursive structure of “helping” frequently causes processes to help other processes which access a disjoint part of the data structure.
- Unlike STM’s transactional k-word *Compare&Swap* operations which mostly fail on the transaction level and are thus not “helped,” a high percentage of cooperative k-word *Compare&Swap* operations fail but generate contention since they are nevertheless helped by other processes.

Take for example a process P which executes a 2-word *Compare&Swap* operation on locations a and b . Assume that some other process Q already owns b . According to the cooperative method, P first helps Q complete its operation and only then acquires b and continues on its own operation. However, in many cases P ’s *Compare&Swap* operation will not change the memory since Q changed b after P already read it, and P will have to retry. All the processes waiting for location a will have to first help P , then Q , and again P , when in any case P ’s operation will likely fail. Moreover, after P has acquired b , all the processes requesting b will also redundantly help P .

On the other hand, if P executes the 2-word *Compare&Swap* operation as an STM transaction, P will fail to acquire b , release a , help Q , and restart. The processes waiting for a will have to help only P . The processes waiting for b will not have to help P . Finally, if Q has not

changed b , P will most likely find the value of b in its own cache.

1.3 Empirical results

To make sequential-to-non-blocking translation methods acceptable, one needs to reduce the performance overhead one has to pay when the system is stable (non-faulty). We present (see Sect. 5) the first experimental comparison of the performance under stable conditions of the translation techniques cited above. We use the well accepted Proteus Parallel Hardware Simulator [8, 9].

We found that on a simulated Alewife [1] cache-coherent distributed shared-memory machine, as the potential for concurrency in accessing the object grows, the STM non-blocking translation method outperforms both *Herlihy's method* and the *cooperative* method. Unfortunately, our experiments show that in general STM and other non-blocking techniques are inferior to standard *non-resilient* lock-based methods such as queue-locks [25]. Results for a shared bus architecture were similar in flavor.

In summary, STM offers a novel software package of flexible coordination operations for the design of highly concurrent shared objects, which ensures resiliency in faulty runs and improved performance in non-faulty ones. The following section introduces STM. In Sects. 3 and 4 we describe our implementation and its correctness proof. Finally, in Sect. 5 we present our empirical performance evaluation.

2 Transactional memory

We begin by presenting *software transactional memory*, a variant of the transactional memory of [17]. A transaction is a finite sequence of local and shared memory machine instructions:

Read-transactional – reads the value of a shared location into a local register.

Write-transactional – stores the contents of a local register into a shared location.

The *data set* of a transaction is the set of shared locations accessed by the *Read_transactional* and *Write_transactional* instructions. Any transaction may either fail, or complete successfully, in which case its charges are visible atomically to other processes. For example, dequeuing a value from the head of a doubly linked list as in Fig. 1 may be performed as a transaction. If the transaction terminates successfully it returns the dequeued item or an *Empty* value.

A *k-word Compare&Swap* transaction as in Fig. 2 is a transaction which gets as parameters the data set, its size, and two vectors *Old* and *New* of the data set's size. A successful *k-word Compare&Swap* transaction checks whether the values stored in the memory are equivalent to *Old*. In that case, the transaction stores the *New* values into the memory and returns a *C&S-Success* value, otherwise it returns *C&S-Failure*.

A *software transactional memory* (STM) is a shared object which behaves like a memory that supports mul-

```

Dequeue ( )
  BeginTransaction
  DeletedItem = Read-transactional(Head)
  if DeletedItem = Null
    ReturnedValue = Empty
  else
    Write-transactional(Head, DeletedItem↑.Next)
    if DeletedItem↑.Next = Null
      Write-transactional (Tail, Null)
    ReturnedValue = DeletedItem↑.Value
  EndTransaction
end Dequeue

```

Fig. 1. A non static transaction

```

k_word_C&S(Size, DataSet[], Old[], New[])
  BeginTransaction
  for i = 1 to Size do
    if Read-transactional(DataSet[i]) ≠ Old[i]
      ReturnedValue = C&S-Failure
    ExitTransaction
  for i = 1 to Size do
    Write-transactional(DataSet[i], New[i])
  ReturnedValue = C&S-Success
  EndTransaction
end k_word_C&S

```

Fig. 2. A static transaction

iple changes to its addresses by means of transactions. A *transaction* is a thread of control that applies a finite sequence of primitive operations to memory.

A *static* transaction is a special form of transaction in which the data set is known in advance, and can thus be thought of as an atomic procedure which gets as parameters the data set and a deterministic transition function which determines the new values to be stored in the data set. This procedure updates the memory and returns the previous value stored. This paper will focus on implementations of a transactional memory that supports static transactions, a class that includes most of the known and proposed synchronization operations in the literature. The *k-word Compare&Swap* transaction in Fig. 2 is an example of a static transaction, while the *Dequeue* procedure in Fig. 1 is not.

An STM implementation is *wait-free* if any process which repeatedly attempts to execute a given transaction terminates successfully after a finite number of machine steps. It is *non-blocking* if the repeated attempts to execute some transaction by a process implies that some process (not necessarily the same one and with a possibly different transaction) will terminate successfully after a finite number of machine steps in the whole system. An STM implementation is *swap tolerant* if it is non-blocking under the assumption that a process cannot be swapped out infinitely many times. The hardware implemented transactions of [17] could in theory repeatedly fail forever, if processes try to write two locations in different order (as when updating a doubly linked list). However, if used only for static transactions, their implementation can be made swap

tolerant (but not non-blocking, since a single process running alone and being repeatedly swapped out during the execution of a transaction will never terminate successfully).

2.1 The system model

Our computation model follows Herlihy and Wing [14] and can also be cast in terms of the I/O automata model of Lynch and Tuttle [23]. A concurrent *system* consists of a collection of *processes*. Processes communicate through shared data structures called *objects*. Each object has a set of primitive *operations* that provide the only means to manipulate that object. Each process is a sequential thread of control [14] which applies a sequence of operations to objects by issuing an invocation and receiving the associated response. A *history* is a sequence of invocations and responses of some system execution. Each history induces a “real-time” order of operations (\rightarrow) where an operation A precedes another operation B if A ’s response occurs before B ’s invocation. Two operations are *concurrent* if they are unrelated by the real-time order. A sequential history is a history in which each invocation is followed immediately by its corresponding response. The *sequential specification* of an object is the set of *legal* sequential histories associated with it. The basic correctness requirement for a concurrent implementation is *linearizability* [14]: every concurrent history is “equivalent” to some legal sequential history which is consistent with the partial real-time order induced by the concurrent history. In a linearizable implementation, operations appear to take effect atomically at some point between their invocation and response. In our model, every shared memory location l of a multiprocessor machine’s memory is formally modeled as an object which provides every processor $i = 1 \dots n$ four types of possible operations, with the following sequential specification:

- $Read^i(l)$ reads location l and returns its value v .
- $Load_Linked^i(l)$ reads location l and returns its value v .
Marks location l as “read by i .”
- $Store_Conditional^i(l, v)$ if location l is marked as “read by i ,” the operation writes the value v to l , erases all existing marks by other processors on l and returns a *success* status. Otherwise returns a *failure* status.
- $Write^i(l, v)$ writes the value v to location l , erases all existing “read by” marks by other processors on l .

A more detailed formal specification of these operation can be found in [15, 16].

2.2 A sequential specification of STM

The following is the sequential specification of STM. Let L be a set of locations. A *memory state* is a function $s: L \mapsto V$ which returns for each location l of L a value from some set V . Let S be the set of all possible memory states. A *transition* function $t: S \mapsto S$, is a *computable* function which gets as a parameter a state and returns a new state. Given a subset $ds \subseteq L$, we say that a transition function t is *ds dependent*, if the following conditions hold: (a) for every state s and every location l , if $l \notin ds$ then

$t(s)(l) = s(l)$; (b) if s_1 and s_2 are two states s.t. for every $l \in ds$, $s_1(l) = s_2(l)$, then for every $l \in ds$ $t(s_1)(l) = t(s_2)(l)$. In other words, (a) states that locations not in ds are not affected and (b) states that effects of a transaction depend only on locations in ds .

Given a set L of locations, a *Static Transactional Memory* over L is a concurrent object which provides every process i with a $Tran_i(DataSet, f, r, status)$ operation (we add the subscript to denote that this operation is executed by i , and omit it when the id of the processor performing the operation is unimportant). It has as input $DataSet$ – a subset of L , and f – a transition function which is *DataSet* dependent. It returns a function $r: DataSet \mapsto V$ and a boolean value *status*.

Let $h = o_1 o_2 o_3 \dots$ be a finite or infinite sequential history where o_i is the i th operation executed. For every finite prefix $h^m = o_1 o_2 o_3 \dots o_m$ of h , we define the *terminating* state of h^m , $TS(h^m)$ in the following inductive way: If $m = 0$ then $TS(h^m) = e$ where e is the function $e(l) = \emptyset$ for every $l \in L$. If $m > 0$ then assume w.l.o.g. that $o_m = Tran(DS, f, r, status)$ and let $h^{m-1} = o_1 o_2 o_3 \dots o_{m-1}$. If *status* = *success* then $TS(h^m) = f(TS(h^{m-1}))$ otherwise $TS(h^m) = TS(h^{m-1})$.

We can now proceed to define the sequential specification of the static transactional memory. Given a function $f: A \mapsto B$ and $A' \subseteq A$, we define the *restriction* of f on A' (denoted $f \upharpoonright A'$) to be the function $f': A' \mapsto B$ s.t. $\forall a \in A' f'(a) = f(a)$. We require that a *correct* implementation of an STM object meet the following sequential specification:

Definition 2.1. The sequential specification includes the set of sequential histories, such that for each finite or infinite history $h = o_1 o_2 o_3 \dots$, for all k , if $o_k = Tran(DataSet, f, r, status)$ and *status* = *success* then $r = TS(o_1 o_2 o_3 \dots o_{k-1}) \upharpoonright DataSet$.

In other words, each concurrent execution can be linearized to a sequential one, in which each successful transaction returns the values that were stored in the *DataSet* locations before the transaction started.

3 A non-blocking implementation of STM

We implement a non-blocking static STM of size M using the following data structures (See Fig. 3):

- *Memory* $[M]$, a vector which contains the data stored in the transactional memory.
- *Ownerships* $[M]$, a vector which determines for any cell in *Memory*, which transaction owns it.

Each process i keeps in the shared memory a record, pointed to by Rec_i , that will be used to store information on the current transaction it initiated. It has the following fields: *Size* which contains the size of the data set. $Add[]$ – a vector which contains the data set addresses in increasing order. $OldValues[]$ a vector of the data set’s size whose cells are initialized to *Null* at the beginning of every transaction. In case of a successful transaction this vector will contain the former values stored in the involved locations. The other fields are used to synchronize between the




Fig. 3. STM implementation: shared data structures

owner of the record and the processes which may eventually help its transactions. *Version* is an integer, initially 0, which determines the instance number of the transaction. This field is incremented every time the process terminates a transaction.

A process i initiates the execution of a transaction by calling the *StartTransaction* routine of Fig. 4. The *StartTransaction* routine first initializes the process's record and then declares the record as *stable*, ensuring that any processors helping the transaction complete will read a consistent description of the transaction. After executing the transaction the process checks if the transaction has succeeded, and if so returns the content of the vector *OldValues*.

The procedure *Transaction* (Fig. 5), gets as parameters *Rec*, the address of the record the transaction executed, and a boolean value *IsInitiator*, indicating whether *Transaction* was called by the initiating process or by a helping process. The parameter *version* contains the instance number of the record executed.¹ This parameter is not used when the routine is called by the initiating process since the version field will never change during the call. *Transaction*, first tries to acquire ownership on the data set's locations by calling *AcquireOwnership*. If it fails to do so, then upon returning from *AcquireOwnership*, the status field will be set to (*Failure, failadd*). If the status field does not have a value yet, the process sets it to (*Success, 0*). In case of success the process writes the old values into the transaction's record, calculates the new values to be stored, writes them to the memory and releases the ownerships. Otherwise, the status field contains the location that caused the failure. The process first releases the ownerships that it already owns and, in the case that it is not a helping process, it helps the transaction which owns the failing location. Helping is performed only if the helped transaction's record is in a *stable* state. Since the procedure *AcquireOwnerships* of Fig. 6 may be called either by the

```

StartTransaction(DataSet)
  Initialize(Reci, DataSet)
  Reci.↑.stable = True
  Transaction(Reci, Reci.↑.version, True)
  Reci.↑.stable = False
  Reci.↑.version ++
  If Reci.↑.status = Success then
    return(Success, Reci.↑.OldValues)
  else
    return Failure

Initialize (Reci, DataSet)
  Reci.↑.status = Null
  Reci.↑.AllWritten = Null
  Reci.↑.size = |DataSet|
  for j = 1 to |DataSet| do
    Reci.↑.Add[j] = DataSet[j]
    Reci.↑.OldValues[j] = Null

```

Fig. 4. Start&Transaction

initiator or by the helping processes, we must ensure that (1) all processes will try to acquire ownership on the same locations (this is done by checking the version between the *Load_Linked* and the *Store_Conditional* instructions) (2) from the moment that the status of the transaction becomes fixed, no additional ownerships are allowed for that transaction. The second property is essential for proving not only atomicity but also the non-blocking property. Any process which reads a free location must, before acquiring ownership on it, confirm that the transaction status is still undecided. This is done by writing (with *Store_Conditional*) (*Null, 0*) in the status field. This prevents any process that read the location in the past while it was owned by a different transaction from setting the status to *Failure*.

When writing the new values with *UpdateMemory* as in Fig. 6, the processes synchronize in order to prevent a slow process from updating the memory after the ownerships have been released. To do so every process sets the *AllWritten* field to be True, after updating the memory and before releasing the ownerships.

¹ The use of this unbounded field can be avoided if an additional *Validate* operation is available [20, 21]. A standard 64 bit field will however suffice in practice

```

Transaction(rec, version, IsInitiator)
  AcquireOwnerships(rec, version)
  (status, failadd) = LL(rec↑.status)
  if status = Null then
    if (version ≠ rec↑.version) then return
    SC(rec↑.status, (Success, 0))
  (status, failadd) = LL(rec↑.status)
  if status = Success then
    AgreeOldValues(rec, version)
    NewValues = CalcNewValues(rec↑.OldValues)
    UpdateMemory(rec, version, NewValues)
    ReleaseOwnerships(rec, version)
  else
    ReleaseOwnerships(rec, version)
  if IsInitiator then
    failtran = Ownerships[failadd]
    if failtran = Nobody then
      return
    else
      failversion = failtran↑.version
      if failtran↑.stable
        Transaction(failtran, failversion, False)

```

Fig. 5. Transaction

4 Correctness proof

Given a run (we freely interchange between *run* and *history*) of the STM implementation, the n th transaction execution of process i is marked at $T(i, n)$. The transaction record for $T(i, n)$ is denoted as R_i , and by definition only process i updates $R_i↑.version$. It is thus clear that the number n in $T(i, n)$ is equal to the content of $R_i↑.version$ during $T(i, n)$'s execution. The *executing* processes of $T(i, n)$ consist of process i , called the *initiator*, and the *helping* processes, those executing *Transaction* with parameters (R_i, n, False) .

The following are the definitions of the register operations, where the superscript of an operation marks the id of the process which executed it, and the subscript marks the transaction instance that the process executes. Sometimes, when subscript and superscript are not needed we will omit them.

$W_T^i(\text{variable}, \text{value})$ Process i performs a *Write* operation on *variable* with *value* while executing transaction T .
 $R_T^i(\text{variable}, \text{value})$ Process i performs a *Read* operation on *variable* which returns *value* while executing transaction T .
 $LL_T^i(\text{variable}, \text{value})$ Process i performs a *Load-Linked* operation on *variable* which returns *value* while executing T .
 $SC_T^i(\text{variable}, \text{value})$ Process i performs a *successful Store-Conditional* operation on *variable* with *value* while executing T .
 $R_T^i(\Phi(\text{variable}))$ is a short form for $R_T^i(\text{variable}, \text{value}) \wedge \Phi(\text{value})$ for some predicate Φ .

Clearly, any implementation of transactional memory which is based on an ownership policy only, without

```

AcquireOwnerships(rec, version)
  transize = rec↑.size
  for j = 1 to size do
    while true do
      location = rec↑.add[j]
      if LL(rec↑.status) ≠ Null then return
      owner = LL(Ownerships[rec↑.Add[j]])
      if rec↑.version ≠ version return
      if owner = rec then exit while loop
      if owner = Nobody then
        if SC(rec↑.status, (Null, 0)) then
          if SC(Ownerships[location], rec) then exit while loop
      else
        if SC(rec↑.status, (Failure, j)) then return

ReleaseOwnerships(rec, version)
  size = rec↑.size
  for j = 1 to size do
    location = rec↑.Add[j]
    if LL(Ownerships[location]) = rec then
      if rec↑.version ≠ version then return
      SC(Ownerships[location], Nobody)

AgreeOldValues(rec, version)
  size = rec↑.size
  for j = 1 to size do
    location = rec↑.Add[j]
    if LL(rec↑.OldValues[j]) = Null then
      if rec↑.version ≠ version then return
      SC(rec↑.OldValues[j], Memory[location])

UpdateMemory(rec, version, newvalues)
  size = rec↑.size
  for j = 1 to size do
    location = rec↑.Add[j]
    oldvalue = LL(Memory[location])
    if rec↑.AllWritten then return
    if version ≠ rec↑.version then return
    if oldvalues ≠ newvalues[j] then
      SC(Memory[location], newvalues[j])
  if (not LL(rec↑.AllWritten)) then
    if version ≠ rec↑.version then return
    SC(rec↑.AllWritten, True)

```

Fig. 6. Ownerships and Memory access

helping, will satisfy the linearizability requirement: if a single process is able to lock all the needed memory locations it will be able to update the memory atomically. Consequently, in order to prove the linearizability of our implementation, we must show that the fact that many processes may execute the same transaction will behave as if they were a single process running alone. In the following proof we will first show that all the executing processes of a transaction perform the same transaction that the initiator intended. Then, we will prove that all the executing processes agree on the final status of the transaction. Finally, we will demonstrate that the executing process of a successful transaction will update the memory correctly.

The non-blocking property of the implementation will be established by showing first that no executing process

will ever be able to acquire an ownership after the transaction has failed, and then showing that since locations are acquired in increasing order, some transaction will eventually succeed.

4.1 Linearizability

We first show that although process i uses the same record for all its transactions and may eventually change it while some executing process reads its content, all the executing processes of a transaction read a consistent description of what is supposed to do.

Claim 4.1. Given an execution r of the STM implementation, the helping processes of a transaction $T(i, n)$ in r read the same data set vector which was stored by i . Any executing process of $T(i, n)$ which read a different data set will not update any of the shared data structures.

Proof. Assume by way of contradiction that there is a helping process j of $T(i, n)$ which read a different description of the transaction. That means that for some location a from $T(i, n)$'s description, $R_{T(i,n)}^j(a, x)$ and $W_{T(i,n)}^i(a, y)$ but $x \neq y$. By the algorithm, only process i updates the description fields in Rec_i and it does it only once per transaction. Assume first that $W_{T(i,n)}^i(a, y) \rightarrow R_{T(i,n)}^j(a, x)$. Since $x \neq y$, there is some write operation $W_{T(i,n')}^i(a, x)$ s.t.

$$W_{T(i,n)}^i(a, y) \rightarrow W_{T(i,n')}^i(a, x) \rightarrow R_{T(i,n)}^j(a, x)$$

where $n' > n$. Since

$$W_{T(i,n)}^i(Rec_i \uparrow .version, n + 1) \rightarrow W_{T(i,n')}^i(a, x) \rightarrow R_{T(i,n)}^j(a, x)$$

and all the helping process of $T(n, i)$ compare n and $Rec_i \uparrow .version$ before executing a SC operation, j will not, from this point on, update any shared data structure. Assume that $R_{T(i,n)}^j(a, x) \rightarrow W_{T(i,n)}^i(a, y)$. By the algorithm (lines 19, 20 in the *Transaction* procedure),

$$R_{T(i,n)}^j(Rec_i \uparrow .version, n) \rightarrow R_{T(i,n)}^j(Rec_i \uparrow .stable, true) \rightarrow R_{T(i,n)}^j(a, x),$$

and in that case

$$W_{T(i,n-1)}^i(Rec_i \uparrow .version, n) \rightarrow W_{T(i,n)}^i(Rec_i \uparrow .stable, true) \rightarrow W_{T(i,n)}^i(a, y)$$

which is a contradiction to the description of the *Start-Transaction* procedure. \square

Next we show that all the executing processes of a transaction agree on its terminating status.

Claim 4.2. Assume that i and j are two executing processes of some transaction $T(i, n)$. If i and j read different values of the terminating status (line 6 in the *Transaction* procedure), at least one of them will henceforth not update the shared data structures.

Proof. Assume by way of contradiction that

$$R_{T(i,n)}^k(Rec_i \uparrow .status, Failure)$$

and

$$R_{T(i,n)}^j(Rec_i \uparrow .status, Success),$$

and assume w.l.o.g. that

$$R_{T(i,n)}^k(Rec_i \uparrow .status, Failure) \rightarrow R_{T(i,n)}^j(Rec_i \uparrow .status, Success).$$

In that case, there is some process z such that

$$\begin{aligned} R_{T(i,n)}^k(Rec_i \uparrow .status, Failure) &\rightarrow LL^k(Rec_i \uparrow .status, Null) \rightarrow \\ &SC^k(Rec_i \uparrow .status, Success) \rightarrow \\ &R_{T(i,n)}^j(Rec_i \uparrow .status, Success). \end{aligned}$$

Since i is the only process which initializes $Rec_i \uparrow .status$, it follows that

$$\begin{aligned} R_{T(i,n)}^k(Rec_i \uparrow .status, Failure) &\rightarrow W^z(Rec_i \uparrow .status, Null) \rightarrow \\ &SC^z(Rec_i \uparrow .status, Success) \rightarrow \\ &R_{T(i,n)}^j(Rec_i \uparrow .status, Success). \end{aligned}$$

By the algorithm

$$\begin{aligned} R_{T(i,n)}^k(Rec_i \uparrow .version, n) &\rightarrow R_{T(i,n)}^k(Rec_i \uparrow .stable, true) \rightarrow \\ &R_{T(i,n)}^k(Rec_i \uparrow .status, Failure) \end{aligned}$$

and

$$W^i(Rec_i \uparrow .version, n + 1) \rightarrow W^i(Rec_i \uparrow .status, Null).$$

We may therefore conclude that process j will not update the shared data structures any more after executing $R_{T(i,n)}^j(Rec_i \uparrow .status, Success)$. \square

Thanks to Claim 4.2, we can now define a transaction as *successful* if its terminating status is *Success* and *failing* otherwise. From the algorithm and Claim 4.2 it is clear that executing processes of failing transactions will never change the *Memory* data structure.

Claim 4.3. Every successful transaction has:

- (a) only one executing process which writes *Success* as the terminating status of the transaction and
- (b) only one executing process who sets the *AllWritten* field to true.

Proof. Assume that during a successful transaction $T(i, n)$, one of those fields, f was updated by two executing processes k and j . Both have executed

$$\begin{aligned} R_{T(i,n)}^k(Rec_i \uparrow .version, n) &\rightarrow LL_{T(i,n)}^k(f, Null) \rightarrow \\ &R_{T(i,n)}^k(Rec_i \uparrow .version, n) \rightarrow W(Rec_i \uparrow .stable, True) \rightarrow \\ &LL(f, Null) \rightarrow SC_{T(i,n)}^k(f, v). \end{aligned}$$

Assume w.l.o.g. that $SC_{T(i,n)}^k(f, v) \rightarrow SC_{T(i,n)}^j(f, v)$. By the specification of the *Load_Linked/Store_Conditional* operation,

$$\begin{aligned} LL_{T(i,n)}^k(f, Null) &\rightarrow SC_{T(i,n)}^k(f, v) \\ &\rightarrow LL_{T(i,n)}^j(f, Null) \rightarrow SC_{T(i,n)}^j(f, v). \end{aligned}$$

But since only process i writes *Null* into field f , it follows that

$$\begin{aligned} W^i(Rec_i \uparrow .stable, False) &\rightarrow W^i(Rec_i \uparrow .version, n) \rightarrow \\ &W_{T(i,n)}^i(f, Null). \end{aligned}$$

Process j thus read $Rec_i \uparrow .stable$ as *false* and therefore should not have helped $T(i, n)$. \square

For any successful transaction $T(i, n)$ let $SU(n, i)$ be the *SC* operation which has set $T(i, n)$'s status to *Success* and let $AW(n, i)$ be the *SC* operation which has set the *AllWritten* field to *True*. By the above claims those operations are well defined. The following lemma shows that successful transactions access the memory atomically.

Lemma 4.4. *For every n and every process i , if $T(i, n)$ is a successful transaction, then*

- (a) *between $SU(n, i)$ and $AW(n, i)$ all the entries in the *Ownerships* vector from $T(i, n)$'s data set contain Rec_i , and*
- (b) *at $W_{T(i, n)}^i(Rec_i \uparrow .version, n + 1)$ no entry contains Rec_i .*

Proof. The proof is by joint induction on n . Assume that the properties hold for $n' < n$ and let us prove them for n .

To prove (a), consider j , the process which executed $SU(n, i)$. By the algorithm, j has performed

$$R^j(Rec_i \uparrow .version, n) \rightarrow \phi_{Tran(i, n)}^j(Ownerships[x_1], Rec_i) \rightarrow \dots \rightarrow \phi_{Tran(i, n)}^j(Ownerships[x_l], Rec_i) \rightarrow SU(n, i)$$

where ϕ is either a *SC* or *R* operation, and $x_1 \dots x_l$ are $Tran(i, n)$'s data set locations. Assume that for some location x_r at $SU(n, i)$, $Ownerships[x_r]$ differ from those of Rec_i . By the algorithm this may happen only if

$$\phi_{Tran(i, n)}^j(Ownerships[x_r], Rec_i) \rightarrow SC^k(Ownerships[x_r], Null).$$

Therefore, there is some process k executing *release_ownerships* during $Tran(i, n')$ for $n' < n$. More precisely, the following sequence of operations has occurred:

$$LL_{Tran(i, n)}^k(Ownerships[x_r], Rec_i) \rightarrow R_{Tran(i, n')}^k(Rec_i \uparrow .version, n') \rightarrow W^i(Rec_i \uparrow .version, n) \rightarrow R^j(Rec_i \uparrow .version, n) \rightarrow SC_{Tran(i, n')}^k(Ownerships[x_r], Null).$$

By the induction hypothesis on property (b), at $W^i(Rec_i \uparrow .version, n)$, $Ownerships[x_r]$ differs from Rec_i and therefore the $SC_{Tran(i, n')}^k(Ownerships[x_r], Null)$ should have failed. A contradiction.

To prove (b), note that from the algorithm it follows that process i has executed

$$\phi_{Tran(i, n)}^i(Rec_i \uparrow .status, Success) \rightarrow \phi_{Tran(i, n)}^i(Ownerships[x_1], Null) \rightarrow \dots \rightarrow \phi_{Tran(i, n)}^i(Ownerships[x_l], Null) \rightarrow W_{T(i, n)}^i(Rec_i \uparrow .version, n + 1).$$

Assume by way of contradiction that at $W_{T(i, n)}^i(Rec_i \uparrow .version, n + 1)$ there is some location x_r where $Ownerships[x_r] = Rec_i$. By the induction hypothesis on property (b), x_r belongs to $Tran_i$'s data set. Let k be the processor that wrote Rec_i on $Ownerships[x_r]$. By the algo-

rithm, k performed

$$LL^k(Rec_i \uparrow .status, Null) \rightarrow LL^k(Ownerships[x_r], Null) \rightarrow SC^k(Rec_i \uparrow .status, Null) \rightarrow \phi_{Tran(i, n)}^i(Rec_i \uparrow .status, Success) \rightarrow SC^k(Ownerships[x_r], Rec_i).$$

By property (a), at the point of executing $SC_{Tran(i, n)}(Rec_i \uparrow .status, Success)$, $Ownerships[x_r] = Rec_i$ and therefore $SC^k(Ownerships[x_r], Null)$ should have failed, a contradiction. \square

The following corollary will be useful when proving the non-blocking property of the implementation. The proof is similar to the proof of part (b) in Lemma 4.4

Corollary 4.5. *Let $T(i, n)$ be a failing transaction; then at the point of executing $W_{T(i, n)}^i(Rec_i \uparrow .version, n + 1)$, no entry contains Rec_i .*

We can now complete the proof of linearizability. We define the *execution state* of the implementation at any point of the execution to be the function F s.t. $F(x) = Memory[x]$ for every $x \in L$.

Lemma 4.6. *Let $T(i, n)$ be a successful transaction, and let $F1$ and $F2$ be the execution states at $SU(i, n)$ and $AW(i, n)$ respectively. The following properties hold:*

- (a) *At $AW(i, n)$, $Rec_i \uparrow .old_values = F1 \uparrow DataSet_{(i, n)}$.*
- (b) *If $F1$ and $F2$ are the execution states of $SU(i, n)$ and $AW(i, n)$ respectively then $F2 \uparrow DataSet_{(i, n)} = f_{(i, n)}(F1) \uparrow DataSet_{(i, n)}$, where $f_{(i, n)}$ is the transition function of $T(i, n)$.*
- (c) *After $AW(i, n)$ no process executing $T_{(i, n)}$ will update *Memory*.*

Proof. The proof is by joint induction on the length of the execution.

To prove (a), let $F1$ be the execution state at $SU(i, n)$. Assume by way of contradiction that there is some location $x \in DataSet_{i, n}$, $Rec_i \uparrow .old_values[x] \neq F1(x)$. That means that $Memory[x]$ was changed between $SU(i, n)$ and the point in the execution in which $Rec_i \uparrow .old_values[x]$ was set. Since, by the algorithm, all the executing processes of $T(n, i)$ update $Rec_i \uparrow .old_values$ before updating the *Memory*, $Memory[x]$ was altered by an executing process of some other successful transaction $T(i', n')$. By Lemma 4.4, $AW(i', n') \uparrow SU(i, n)$ and therefore by the induction hypothesis on property (c), we have a contradiction.

To prove (b), assume by way of contradiction that at $AW(i, n)$ there is some location $x_r \in DataSet_{i, n}$ s.t. $Memory[x_r] \neq f_{(i, n)}(F1)(x_r)$. Let j be the process which executed $AW(i, n)$. By the algorithm, as a part of the *UpdateMemory* procedure, j performed either

$$R_{T(i, n)}^j(Memory[x_r], f_{(i, n)}(F1)(x_r)) \rightarrow AW(i, n)$$

or

$$R_{T(i, n)}^j(Memory[x_r] \neq f_{(i, n)}(F1)(x_r)) \rightarrow$$

$$SC_{T(i, n)}^j(Memory[x_r], f_{(i, n)}(F1)(x_r)) \rightarrow AW(i, n).$$

Therefore, there is some process k which performed SC^k on $Memory[x_r]$ with a value different from $f_{(i, n)}(F1)(x_r)$ after $R^j(x_r, *)$ and before $AW(i, n)$. Assume w.l.o.g. that k is

executing the transaction $Tran(i', n')$. If $i = i'$ then clearly $n' < n$ and by the induction hypothesis on property (c), k 's writing should have failed. Therefore $i' \neq i$. If $AW(i', n') \rightarrow SC^k$ then $AW(i', n') \rightarrow AW(i, n)$ and using the induction hypothesis on property (c) we again have a contradiction. Therefore $SC^k \rightarrow AW(i', n')$. In that case we have a contradiction to Lemma 4.4 since at SC^k , $Ownerships[x_r]$ is supposed to contain both Rec_i and $Rec_{i'}$.

To prove (c), assume by way of contradiction that some executing process j of $T(i, n)$ updated a location x_r in memory after $AW(i, n)$. Process j performed the following sequence of operations:

$$\begin{aligned} &LL_{Tran(i,n)}^j(Memory[x_r], val) \rightarrow \\ &R_{Tran(i,j)}^j(Rec_i \uparrow .AllWritten, False) \rightarrow \\ &R_{Tran(i,j)}^j(Rec_i \uparrow .version, n) \rightarrow \\ &SC_{Tran(i,n)}^j(Memory[x_r], f_{(i,n)}(F1)(x_r)) \end{aligned}$$

where

$$val \neq f_{(i,n)}(F1)(x_r)$$

and therefore

$$LL_{Tran(i,n)}^j(Memory[x_r], val) \rightarrow AW(i, n).$$

By property (a), at $AW(i, n)$, $Memory[x_r]$ contains $f_{(i,n)}(F1)(x_r)$ and therefore $SC_{Tran(i,n)}^j(Memory[x_r], f_{(i,n)}(F1)(x_r))$ should have failed. \square

In order to prove that the implementation is linearizable, let us first consider executions of the STM implementation which contain successful transactions only. Let HS be one of those executions and let $AW1 \rightarrow AW2 \rightarrow AW3 \dots$ be the sequential subsequence of all the AW events that occurred during HS . Since an AW event occurs only once for every successful transaction, let H be the sequence

$$\begin{aligned} &T_{AW_1}(DataSet_1, f_1, ov_1, success) T_{AW_2}(DataSet_2, f_2, ov_2, success) \\ &T_{AW_3}(DataSet_1, f_1, ov_1, success) \dots \end{aligned}$$

of transaction executions induced by the AW events, where for every T_{AW_n} the triple $(DataSet_n, f_n, ov_n, success)$ represents the content of the $DataSet$, F , old_values , and $status$ fields respectively in T_{AW_n} 's records at AW_n . By Lemma 4.6, it is a simple exercise to show by induction that H is a legal sequential history according to Definition 2.1. Since failing transactions do not cause any change to $Memory$, we may conclude that:

Theorem 4.7. *The implementation is linearizable.*

4.2 Non-blocking

We denote the executing process which wrote $Failure$ to $Rec_i \uparrow .status$ of a transaction $T(i, n)$ as its *failing process*. In order to prove the non-blocking property of the implementation, define the *failing location* of $T(i, n)$ to be the location that the failing process failed to acquire.

Claim 4.8. Given a *failing transaction* $T(i, n)$, all the executing process of $T(i, n)$ will never acquire a location which is higher or equal to the *failing location* of $T(i, n)$.

Proof. Assume by way of contradiction that some executing process of $T(i, n)$ acquired a location at least as high as $T(i, n)$'s failing location. Since the process read all the lower locations acquired for $T(i, n)$, let j be the executing process of $T(i, n)$ that acquired the failing location x_r of $T(i, n)$. By the algorithm, j performed the following sequence of operations:

$$\begin{aligned} &LL_{T(i,n)}^j(Rec_i \uparrow .status, Null) \rightarrow \\ &LL_{T(i,n)}^j(Ownerships[x_r], Nobody) \rightarrow \\ &SC_{T(i,n)}^j(Rec_i \uparrow .status, Null) \rightarrow \\ &SC_{T(i,n)}^j(Ownerships[x_r], Rec_i). \end{aligned}$$

The failing process of $T(i, n)$, k has performed the following sequence of operations:

$$\begin{aligned} &LL_{T(i,n)}^k(Rec_i \uparrow .status, Null) \rightarrow \\ &LL_{T(i,n)}^k(Ownerships[x_r], other) \rightarrow \\ &SC_{T(i,n)}^k(Rec_i \uparrow .status, Failure), \end{aligned}$$

where *other* is neither *Null* nor Rec_i . Assume that

$$\begin{aligned} &SC_{T(i,n)}^k(Rec_i \uparrow .status, Failure) \rightarrow \\ &SC_{T(i,n)}^j(Ownerships[x_r], Rec_i). \end{aligned}$$

In that case

$$\begin{aligned} &SC_{T(i,n)}^j(Rec_i \uparrow .status, Null) \rightarrow \\ &LL_{T(i,n)}^k(Rec_i \uparrow .status, Null) \rightarrow \\ &LL_{T(i,n)}^k(Ownerships[x_r], other) \rightarrow \\ &SC_{T(i,n)}^k(Rec_i \uparrow .status, Failure). \end{aligned}$$

Consequently k must have seen $Ownerships[x_r]$ already owned by i or the $SC_{T(i,n)}^j(Ownerships[x_r], Rec_i)$ should have failed. Therefore $SC_{T(i,n)}^j(Ownerships[x_r], Rec_i) \rightarrow SC_{T(i,n)}^k(Rec_i \uparrow .status, Failure)$. Now, if $SC_{T(i,n)}^j(Ownerships[x_r], Rec_i) \rightarrow LL_{T(i,n)}^k(Ownerships[x_r], other)$ we have a contradiction since a process executing $T(i, n)$ never releases its ownership before the status is set and processes executing $T(i, n')$, $n' < n$ will see that the $Rec_i \uparrow .version$ has changed. For that reason,

$$\begin{aligned} &LL_{T(i,n)}^k(Ownerships[x_r], other) \rightarrow \\ &SC_{T(i,n)}^k(Rec_i \uparrow .status, Failure) \rightarrow \\ &SC_{T(i,n)}^j(Ownerships[x_r], Rec_i). \end{aligned}$$

In that case

$$\begin{aligned} &LL_{T(i,n)}^k(Rec_i \uparrow .status, Null) \rightarrow \\ &LL_{T(i,n)}^k(Ownerships[x_r], other) \rightarrow \\ &LL_{T(i,n)}^j(Ownerships[x_r], Nobody) \rightarrow \\ &SC_{T(i,n)}^j(Rec_i \uparrow .status, Null) \rightarrow \\ &SC_{T(i,n)}^j(Ownerships[x_r], Rec_i) \end{aligned}$$

and $SC_{T(i,n)}^k(Rec_i \uparrow .status, Failure)$ must have failed, a contradiction. \square

Theorem 4.9. *The implementation is non-blocking.*

Proof. Assume by way of contradiction that there is an infinite schedule in which no transaction terminates successfully. Assume that the number of failing transactions is finite. This happens only if from some point on, in the computation, all the processes are “stuck” in the *AcquireOwnerships* routine. In this case there are several processes which try to get ownership on the same location for the same transaction. This means that case at least one process will succeed or will fail the transaction, a contradiction. It must thus be the case that the number of failing transactions is infinite. In that case, there is at least one location which is a failing address infinitely often. Consider A , the highest of those addresses. Since the initiator of the transaction tries to help the transaction which has failed him before retrying, and since by Corollary 4.5 all acquired locations are released before helping, it follows that there are infinitely many transactions which have acquired ownership on A but have failed. By Claim 4.8 those transactions have failed on addresses higher than A , a contradiction to the fact that A is the highest failed location. \square

To avoid major overheads when no *Failures* occur, any algorithm based on the helping paradigm must avoid “redundant helping” as much as possible. A process helping is redundant when the helping process is not faster than the helped process. Such helping will only increase contention and consequently, will cause the helped process to release the ownerships later than it would have released if not helped. A straightforward solution is to modify the STM implementation such that a process i will help the transactions of some other process j , not every time that it is blocked by it, but rather every $r_{ij} \geq 1$ times. Choosing the correct value for r_{ij} is important. If it is too high, it will take too much time for the system to discover and help a slow process. On the other hand if it is too low, it will result into a considerable amount of redundant helping. The solution for the process i is to vary r_{ij} according to its expected estimate of process j ’s speed. On multiprocessor architectures, the relative speed between two processes is not completely random, but rather depends on the location and on the load of the processors on which the processes are located. One can thus use the history of redundant helps that occurred in the past to provide a good estimate of the relative speed of other processes. In our implementation, a process i discovers that helping was redundant if the version field changed while it was helping. Each time a process i discovers that help to process j was not redundant it decreases r_{ij} by one, otherwise it increases it by one (up to some upper bound).

5 An empirical evaluation of translation methods

5.1 Methodology

We compared the performance of STM and other software methods on 64 processor bus and network architectures using the Proteus simulator developed by Brewer, Dellarocas, Colbrook, and Weihl [8]. Proteus simulates parallel code by multiplexing several parallel threads on a single CPU. Each thread runs on its own virtual CPU

with accompanying local memory, cache, and communications hardware, keeping track of how much time is spent using each component. In order to facilitate fast simulations, Proteus does not do complete hardware simulations. Instead, operations which are local (do not interact with the parallel environment) are run uninterrupted on the simulating machine’s CPU and memory. The amount of time used for local calculations is added to the time spent performing (simulated) globally visible operations to derive each thread’s notion of the current time. Proteus makes sure a thread can only see global events within the scope of its local time.

In the simulated bus architecture, processors communicate with shared memory modules through a common bus. Uniform shared-memory access is assumed, that is, access of any memory module from any processor, when the bus is free, takes the same amount of time, which is 4 cycles. Each processor has a cache with 2048 lines of 8 bytes and the cache coherence is maintained using Goodman’s [18] “snoopy” cache-coherence protocol.

The simulated network architecture is similar to that of the Alewife cache-coherent distributed-memory machine currently under development at MIT [1]. Each node of the machine’s torus shaped communication grid consists of a processor, cache memory, router, and a portion of the globally-addressable memory. The cost of switching or wiring in the Alewife architecture is 1 cycle/packet. Each processor has a cache with 2048 lines of 8 bytes. Cache coherence is provided using a version of Chaiken’s [12] directory-based cache-coherence protocol.

The current version of Proteus does not support *Load_Linked/Store_Conditional* instructions. Instead we used a slightly modified version that supports a 64-bit *Compare&Swap* operation where 32 bits serve as a time stamp. Naturally this operation is less efficient than the theoretical *Load_Linked/Store_Conditional* proposed in [6, 16, 20] (which we could have built directly into Proteus), since a failing *Compare&Swap* will cost a memory access while a failing *Store_Conditional* will not. However, we believe the 64-bit *Compare&Swap* is closer to the real world than the theoretical *Load_Linked/Store_Conditional* since existing implementations of *Load_Linked/Store_Conditional* as on Alpha [13] or PowerPC [19] do not allow access to the shared memory between the *Load_Linked* and the *Store_Conditional* operations. On existing machines the 64 bits *Compare&Swap* may be implemented by using a 64 bit *Load_Linked/Store_Conditional* as on the Alpha, or using Bershad’s lock-free methodology² [7].

We used four synthetic benchmarks for evaluating various methods for implementing shared data structures. The methods vary in the size of the data structure and the amount of parallelism.

We ran each benchmark varying the number of processors participating in the simulation. We measured *throughput*, the average number of operations performed in a one million cycle period. The throughput was calculated using the following formula: $throughput = (10^6 \times operations)$

² The non-blocking property will be achieved only if the number of spurious failures is finite

elapsed-time where *operations* is the total number of operations performed in the benchmark and *elapsed-time* is the number of cycles that elapsed from the beginning up to the end of the simulation.

Counting. Each of n processes increments a shared counter $10000/n$ times. In this benchmark updates are short, change the whole object state, and have no built in parallelism.

Resource allocation. A resource allocation scenario [10]: a few processes share a set of resources and from time to time a process tries to atomically acquire a subset of size s of those resources. This is the typical behavior of a well designed distributed data structure. For lack of space we show only the benchmark which has n processes atomically increment $5000/n$ times with $s = 2, 4, 6$ locations chosen uniformly at random from a vector of length 60. The benchmark captures the behavior of highly concurrent queue and counter implementations as in [26, 27].

Priority queue. A shared priority queue on a heap of size n . We used a variant of a sequential heap implementation [11]. In this benchmark each of the n processes alternately enqueues a random value in a heap and dequeues the greatest value from it $5000/n$ times. The heap is initially empty and its maximal size is n . This is probably the most trying benchmark since there is no potential for concurrency and the size of the data structure increases with n .

Doubly linked queue. An implementation of a queue as a doubly linked list in an array. The first two cells of the array contain the *head* and the *tail* of the list. Every item in the list is a pair of cells in the array, which represent the index of the previous and next element respectively. Each process enqueues a new item by updating *tail* to contain the new item's index and dequeues an item by updating the *head* to contain the index of the next item in the list. Each process executes $5000/n$ pairs of enqueue/dequeue operations on a queue of initial size n . This benchmark supports limited parallelism since when the queue is not empty, enqueues/dequeues update the tail/head of the queue without interfering each other. For a high number of processes, the size of the updated locations in each enqueue/dequeue is relatively small compared to the object size.

We simplified the general STM implementation for the case in which k-word *Compare&Swap* transaction are being performed (given in Fig. 2). The simplification is that processes executing a transaction do not have to agree on the value stored in the *Dataset* before the transaction started, only on a boolean value which is true if the value is equal to *old*[].

We used the above benchmarks to compare STM to the two non-blocking software translation methods described earlier and a blocking *MCS queue-lock* [25] based solution (the data structure is accessed in a mutually exclusive manner). The non-blocking methods include *Herlihy's Method* and Israeli and Rappoport's k-word *Compare&Swap* based implementation. All the non-blocking methods use exponential backoff [3] to reduce contention.

5.2 Results

The data to be presented leads us to conclude that there are three factors differentiating among the performance of the four methods:

1. *Potential for parallelism:* Both locking and Herlihy's method do not exploit potential for parallelism³ and only one process at a time is allowed to update the data structure. The software-transactional and the cooperative methods allow concurrent processes to access disjoint parts of the data structure.

2. *The price of a failing update:* In Herlihy's non-blocking method, the number of memory accesses of a failing update is at least the size of the object (reading the object and copying it to the private copy, and reading and writing to the pointer). Fortunately, the nature of the cache coherence protocols is such that almost all accesses performed when the process updates its private copy are local. In both caching methods (STM and Israeli and Rappoport), the price of a failure is at least the number locations accessed during the cached execution.

3. *The amount of helping by other processes:* Helping exists only in the software-transactional and the cooperative methods. In the Israeli and Rappoport method, k-word *Compare&Swap*, including failing ones, are helped not only by the k-word *Compare&Swap* operations that access the same locations concurrently, but also by all the operations that are in turn helping them, and so on ... In the STM method, a k-word *Compare&Swap* is helped only by operations that need non-disjoint locations. Moreover, and this is a crucial performance factor, in STM most of the unsuccessful updates terminate as *failing* transactions, not as failing k-word *Compare&Swap*, and when a transaction fails on the first location, it is not helped.

The results for the counting benchmark are given in Fig. 7. The horizontal axis shows the number of processors and the vertical axis shows the throughput achieved. This benchmark is cruel to the caching based methods, since the amount of updated memory is equivalent to the size of the object and there is no potential for parallelism. On the bus architecture, locking and Herlihy's method give significantly higher throughput than the caching methods.

The results of the resource allocation benchmark are shown in Fig. 8. We measured the potential for parallelism as a percentage of the atomic s -word-increments that succeeded on first attempt. When $s = 2$ this percentage varies between 73–75% at 10 processors down to 33–34% at 60 processors. For $s = 4$ the potential for parallelism is 40–44% at 4 processors down to 16% at 60 processors, and when $s = 6$ it varies between 24–29% at 10 processors to 9–10% at 60 processors. In general, as the number of processors increases, local work can be performed concurrently, and thus the performance of the STM improves. Beyond a certain number of processors, the potential for parallelism declines, causing a growing number of k-word *Compare&Swap* conflicts, and the throughput degrades. This is the reason for the relatively low throughput of the

³Note that we use a very unsophisticated locking solution and ones with more potential for parallelism can be designed




Fig. 7. Counting benchmark




Fig. 8. Resource allocation benchmark




Fig. 9. Priority queue benchmark




Fig. 10. Doubly linked queue benchmark

STM method for small numbers of processors and the concave form of STM graphs. As one can see, when $s = 2$ on the bus or when $s = 2, 4$ on Alewife architecture, the STM method outperforms even the queue-lock method.

Figure 9 describes the results of a priority queue benchmark. A priority queue is a data structure that does not allow concurrency, and as the number of processors increases, the number of locations accessed increases too. Still, the number of accessed locations is smaller than the size of the object. Therefore, the STM performs better than Herlihy's method at most levels of concurrency.

Figure 10 contains the doubly linked queue results. There is more concurrency in accessing the object than in the counter benchmark, though it is limited: at most two processes may concurrently update the queue. Herlihy's method performs poorly because the penalty paid for a failed update grows linearly with queue size: usually twice the number of the processes. In the STM method, the low granularity of the two-word *Compare&Swap* transactions implies that the price of a failure remains constant in all concurrency levels, though local work is still higher than the queue-lock method.

5.3 A comparison of non-blocking methods

Every theoretical method can be improved in many ways when implemented in practice. In order to get a fair com-

parison between the non-blocking methods, we believe one should use them in their "purest" form. We therefore compare the performance of all the non-blocking methods without backoff (in all the methods) and without the non-redundant-helping policy (in STM). We show the results of running these "pure" algorithms in high load situations, when all processes are repeatedly trying to access the data structure, and low load situations, where the access patterns are sparse.

5.3.1 A high load comparison

In general, our results show that STM outperforms the cooperative method in all circumstances, and except from the counter benchmark, STM outperforms Herlihy's method too. The results of the counter benchmark are shown in Fig. 11. As in the previous tests, Herlihy's method performs better than caching methods on both architectures. In bus Herlihy's method is 2.91 times faster than STM on 10 processors, down to 1.35 times faster than STM on 60 processors. On Alewife style architecture, Herlihy's method is 3.38 times faster than STM on 10 processors, down to 2.23 times faster than STM on 60 processors. STM is 1.97 faster than the Israeli and Rappoport method on the bus architecture up to 8.44 times faster than Israeli and Rappoport on 60 processors. On the Alewife architecture, STM is from 1.92 times up to 7.6 time




Fig. 11. Non-blocking comparison: counting benchmark




Fig. 12. Non-blocking comparison: priority queue benchmark




Fig. 13. Non-blocking comparison: doubly linked queue benchmark

faster than the Israeli and Rappoport method. The degradation in the performance of the Israeli and Rappoport method is due to the high number of failing *k*-word *Compare&Swap* operations: up to 8.4 times the successful ones! For STM the number of failing *k*-word *Compare&Swap* operations is at most 0.26 times the number of successful *k*-word *Compare&Swap*. Thus most of the transactions in STM terminate as failing transactions and are not helped since they failed in acquiring the first (and last) location

needed. In the priority queue benchmark, on a simulated bus architecture, Herlihy's method is from 2.36 times faster than STM, down to 2.8 times slower than STM. On the Alewife architecture, Herlihy's method has a throughput that is 2.41 times higher than STM throughput, down to 1.1 times lower than STM. The results of the doubly linked queue appear in Fig. 13. On the bus architecture STM is up to 3.37 faster than Israeli and Rappoport and up to 59 times faster than Herlihy's method. On the Alewife style




Fig. 14. Non-blocking comparison: resource allocation benchmark

architecture, STM had 12.9 times higher throughput than Herlihy's method and 7.28 higher throughput than the Israeli and Rappoport method. In the resource allocation benchmark (Fig. 14) STM also outperforms other methods. On the bus architecture it is 1.1–1.6 times faster. On the Alewife architecture it is 1.09–1.68 times faster. Note, that in this benchmark, the factor that affects the Israeli and Rappoport performance is not the number of failing *k*-word *Compare&Swap* operations, which is relatively low, but the increased redundant helping by remote processors. We also compare the cooperative *k*-word *Compare&Swap* with STM for a specific implementation

which explicitly needs such a software supported operation. We chose Israeli and Rappoport's algorithm for a concurrent priority queue [20], since it is based on recursive helping. Therefore, all the recursive helping done by a process during the execution of a *k*-word *Compare&Swap* has a higher chance to be non-redundant and for that reason Israeli and Rappoport's method is expected to perform better. Our implementation is slightly different since it uses a 3-word *Compare&Swap* operation instead of a 2-word *Store_Conditional* operation (In fact, using 3-word *Compare&Swap* operation simplifies the implementation since it avoids *freezing* [20] nodes).




Fig. 15. Non-blocking comparison: Israeli & Rappoport priority queue




Fig. 16. Sparse access pattern – resource allocation benchmark




Fig. 17. Sparse access pattern – counting benchmark

The results of the concurrent priority queue benchmark are given in Fig. 15. Though the inherent structure of the algorithm should give the advantage to the Israeli and Rappoport method, STM gives the highest throughput. As in the counter and the sequential priority queue benchmarks, the reason is the high number of failing k -word *Compare&Swap* operations in the Israeli and Rappoport method: up to 2.5 times the number of successful k -word *Compare&Swap* operations.

5.3.2 A low load comparison

The experimental results we presented above test the various non-blocking methods in high load situations, when all the processors repeatedly attempt to access the shared data structure. The reader may ask herself what the relative overhead of using the various non-blocking methods might be under sparse access patterns when only a small number of the processors at a time try to update the shared data structure. To answer this question, we compared the performance of the non-blocking methods while varying access patterns. We present here two benchmarks in which, each of the processors, after every operation performed on the object, waits *rand* cycles before accessing the object again. The value *rand* is each time chosen randomly between 0 and some upper bound W . We ran the benchmarks with 30 and 60 processors, varying the value of W between 10^3 and 10^6 . Since most of the running time is spent waiting rather than accessing the data structures, throughput is no longer a good performance measure. We therefore measured *latency*: the number of cycles it takes on average for a processor to complete a single access to the data structure.

The results of the resource allocation and the counting benchmarks on a simulated Alewife architecture are presented in Figs. 16 and 17 respectively. The latency of Herlihy's method in the resource allocation benchmark is completely off the scale and therefore not shown. As expected, it outperforms other methods in the counting benchmark (Fig. 17) since it introduces little overhead. In both benchmarks STM is never worse than Israeli and Rappoport's method, but as the access patterns become sparser the latency of both methods tends to rapidly converge. This is because at low loads every process has

a good chance of accessing the object alone, causing the differences between the two algorithmic “helping” policies to have no noticeable affect on the performance.

6 Conclusions

Our paper introduces a non-blocking software version of Herlihy and Moss's transactional memory approach. There are many possible directions in which it can be extended. One issue is to design better non-blocking translation engines, possibly by limiting STM's expressibility to a smaller set of implementable transactions. Another interesting question is what performance guarantees one can get with a less robust STM software package, possibly programmed on the machine's message passing level. Finally, the ability to add an STM component to existing software-based virtual shared memory systems, raises theoretical questions of the computational power of a programming abstraction based on having a variety of “operations” that can be applied to memory locations, vs. the traditional approach of thinking of synchronization operations as “objects.”

Acknowledgements. We wish to thank Greg Barnes, Maurice Herlihy, and the anonymous referees for their many helpful comments.

References

1. Agarwal A, Chaiken D, Johnson K, Krantz D, Kubiawicz J, Kurihara K, Lim B, Maa G, Nussbaum D: The MIT alewife machine: a large-scale distributed memory multiprocessor. In: Proceedings of Workshop on Scalable Shared Memory Multiprocessors. Kluwer Academic Publishers, 1991. An extended version of this paper has been submitted for publication, and appears as MIT/LCS Memo TM-454, 1991
2. Anderson RJ: Primitives for asynchronous list-compression. Proceeding of the 4th ACM Symposium on Parallel Algorithms and Architectures, pp 199–208, 1992
3. Anderson TE: The performance of spin lock alternatives for shared memory multiprocessors. IEEE Trans Parallel Distrib Syst 1(1): 6–16 (1990)
4. Alemany J, Felten EW: Performance issues in non-blocking synchronization on shared-memory multiprocessors. In: Proceedings of 11th ACM Symposium on Principles of Distributed Computation, pp 125–134, August 1992

5. Aspnes J, Herlihy MP, Shavit N: Counting networks. *J ACM* 41(5): 1020–1048 (1994)
6. Barnes G: A method for implementing lock-free shared data structures. In: *Proceedings of the 5th ACM Symposium on Parallel Algorithms and Architectures*, 1993
7. Bershad BN: Practical considerations for lock-free concurrent objects. Technical Report, CMU-CS-91-183, Carnegie Mellon University, September 1991
8. Brewer EA, Dellarocas CN, Colbrook A, Weihl WE: Proteus: a high-performance parallel-architecture simulator. *MIT/LCS/TR-516*, September 1989
9. Brewer EA, Dellarocas CN: Proteus. User documentation
10. Chandy K, Misra J: The drinking philosophers problem. *ACM Trans Program Lang Syst* 6(4): 632–646 (1984)
11. Cormen TH, Leiserson CE, Rivest RL: *Introduction to algorithms*. MIT Press,
12. Chaiken D: Cache coherence protocols for large-scale multiprocessors. S.M. thesis, Massachusetts Institute of Technology, Laboratory for Computer Science Technical Report MIT/LCS/TR-489, September 1990
13. Digital Equipment Corporation: Alpha system reference manual
14. Herlihy M, Wing, JM: Linearizability: a correctness condition for concurrent objects. *ACM Trans Program Lang Syst* 12(3): 463–492 (1990)
15. Herlihy M: Wait-free synchronization. *ACM Trans Program Lang Syst* 13(1): 124–149 (1991)
16. Herlihy M: A methodology for implementing highly concurrent data objects. *ACM Trans Program Lang Syst* 15(9): 745–770 (1993)
17. Herlihy M, Moss JEB: Transactional memory: architectural support for lock-free data structures. In: *20th Annual Symposium on Computer Architecture*, pp 289–300, May 1993
18. Goodman JR: Using cache-memory to reduce processor-memory traffic. In: *Proceeding of the 10th International Symposium on Computer Architectures* 13(1): 124–131, June 1983
19. IBM: Power PC. Reference manual
20. Israeli A, Rappoport L: Efficient wait free implementation of a concurrent priority queue. In: *Workshop on Distributed Algorithms on Graphs 1993*. *Lect Notes Comp Sci*, vol 725. Springer, Berlin Heidelberg New York, pp 1–17, 1993
21. Israeli A, Rappoport L: Disjoint-access-parallel implementations of strong shared memory. *Proceedings of the 13th ACM Symposium on Principles of Distributed Computing*, pp 151–160, 1993
22. LaMarca A: A performance evaluation of lock-free synchronization protocols. *Proceedings of the 13th ACM Symposium on Principles of Distributed Computing*, pp 130–140, 1993
23. Lynch N, Tuttle M: Hierarchical correctness proofs for distributed algorithm. In: *Proceedings of 6th ACM Symposium on Principles of Distributed Computation*, pp 137–151, August 1987. Full version available as MIT Technical Report MIT/LCS/TR-387
24. Massalin H, Pu C: A lock-free multiprocessor OS kernel. Technical Report CU-CS-005-91. Columbia University, March 1991
25. Mellor-Crummey JM, Scott ML: Synchronization without Contention. In: *Proceedings of the 4th International Conference on Architecture Support for Programming Languages and Operating Systems*, April 1991
26. Rudolph L, Slivkin M, Upfal E: A simple load balancing scheme for task allocation in parallel machines. In: *Proceedings of the 3rd ACM Symposium on Parallel Algorithms and Architectures*, pp 237–245, July 1991
27. Shavit N, Zemach A: Diffracting trees. *ACM Trans Comput Syst*, vol 18 (1996)
28. Turek J, Shasha D, Prakash S: Locking without blocking: making lock based concurrent data structure algorithms non-blocking. In: *Proceedings of the 1992 Conference on the Principles of Database Systems*, pp 212–222, 1992
29. Touitou D: Lock-free programming: a thesis proposal. Tel Aviv University, April 1993

Nir N. Shavit received a B.A. (1984) and a M.Sc. (1986) in computer science from the Technion, Israel Institute of Technology, and a Ph.D. (1990) in computer science from the Hebrew University in Jerusalem. He has been a postdoctoral researcher at IBM Almaden, Stanford and MIT, and is presently an assistant professor in the computer science department at Tel-Aviv University. His research interests include theoretical and practical aspects of synchronization and coordination, ranging from tightly coupled multiprocessors to computer networks.

Dan Touitou received the B.Sc. degree in Computer Science from the Technion, Haifa, in 1986 and the M.Sc. degree in Computer Science from Tel-Aviv University, in 1992. He is now studying for a Ph.D. in Computer Science at Tel-Aviv University. His research interests are the practical and theoretical aspects of synchronization in distributed computation.