On the Space Complexity of Randomized Synchronization

Faith Fich
Computer Science Department
University of Toronto

Maurice Herlihy
Digital Equipment Corporation
Cambridge Research Lab

Nir Shavit
Computer Science Department
Tel-Aviv University

Abstract

The "wait-free hierarchy" defines a deterministic computability separation among multiprocessor synchronization primitives based on the values of n for which they are able to solve n-process consensus. It has been shown that this separation does not hold in a randomized setting; that is, even read-write registers suffice in order to solve n-process consensus for arbitrarily large n.

In this paper, we propose a separation for randomized computation based on the space complexity of solutions to n-process consensus. We present the first-ever lower bound for randomized wait-free computation by proving that \( \Omega(\sqrt{n}) \) read-write registers are necessary to solve n-process consensus, even if each register has unbounded size.

We then use this result to relate the randomized complexity of basic multiprocessor synchronization primitives such as shared counters, swap registers, fetch&add registers, and compare&swap registers. Viewed collectively, our results imply that there is a hierarchy based on space complexity for synchronization primitives in randomized computation, and that its structure differs from that of the deterministic "wait-free hierarchy."

1 Introduction

Traditionally, the theory of interprocess synchronization has centered around the notion of mutual exclusion: ensuring that only one process at a time is allowed to modify complex shared objects. As a result of the growing realization that unpredictable delay is an increasingly serious problem in modern multiprocessor architectures, a new class of wait-free algorithms have become the focus of both theoretical and experimental research [2, 7]. An implementation of a concurrent object is wait-free if:

- it guarantees that every process will complete an operation within a finite number of its own steps, independent of the level of contention and the execution speeds of the other processes.

Wait-free algorithms provide the additional benefit of being highly fault-tolerant, since a process can complete an operation even if all \( n - 1 \) others fail by halting.

The "wait-free hierarchy" [11] defines a deterministic computability separation among concurrent objects and multiprocessor synchronization primitives based on the values of n for which they are able to solve n-process consensus. For example, it is impossible to solve n-process consensus using read-write registers and swap registers, for \( n > 2 \). It has been shown [1, 8] that this separation does not hold in a randomized setting; that is, even read-write registers suffice to solve n-process consensus. This is a rather fortunate outcome, since it opens the possibility of using randomization to efficiently implement highly concurrent objects without resorting to non-resilient mutual exclusion based algorithms [10]. However, it raises the question of evaluating the randomized computational power of known synchronization primitives.

In this paper, we propose a complexity separation for randomized computation, based on the space complexity of solutions to n-process consensus. It is a step towards a theory that will allow designers and programmers of multiprocessor machines to use mathematical tools to recognize when certain protocols are impossible, to evaluate the power of alternative synchronization primitives, and to understand the inherent complexity involved in solving a given problem.
Our main result is a proof that $\Omega(\sqrt{n})$ read-write registers are necessary to solve $n$-process consensus, even if the size of each register is unbounded. To the best of our knowledge, this is the first lower bound for randomized wait-free computation, and among the few known lower bounds for fault-tolerant distributed systems allowing randomization. Unlike the known randomized lower bound of Graham and Yao [9] for byzantine agreement, we derive our bound from the asynchronous nature of the computation, not from the byzantine power of the adversary. Our impossibility proof is based on a new method of “cutting” and “splicing together” interruptible executions, ones that can be broken into pieces between which executions involving other processes can be inserted.

We then use this result to relate the randomized complexity of basic multiprocessor synchronization primitives such as shared counters, fetch&add registers, and compare&swap registers. By showing that a single fetch&add register, which can deterministically solve 2-process consensus, can solve randomized $n$-process consensus, we are able to separate it from other deterministic 2-consensus primitives such as swap, and equate it with a “stronger” primitive such as compare&swap. Together with results regarding shared counters, our theorems imply that there is a space complexity based hierarchy for synchronization primitives in randomized computation, and that its structure differs from that of the deterministic “wait-free hierarchy.”

2 Model

Aspnes and Herlihy [5] give a formal model for randomized asynchronous algorithms, using a simplified form of the I/O automata formalism of Lynch and Tuttle [15, 14]. Here, we give an informal description, focusing on intuition.

A concurrent system consists of a collection of $n$ processes that communicate by applying operations to shared objects. Each process has an additional operation, called a coin flip, that returns a random value in $\{0, 1\}$. Both outcomes are equally likely, and the outcomes of all coin flips are jointly independent. We make no fairness assumptions about processes. A process can halt, or display arbitrary variations in speed. In particular, one process cannot tell whether another has halted or is just running very slowly.

Objects are data structures in memory. Each object has a type, which defines a set of possible values and a set of primitive operations that provide the only means to manipulate that object. Each object has a sequential specification that defines how the object behaves when its operations are invoked one at a time by a single process. In a concurrent system, however, an object’s operations can be invoked by concurrent processes, and it is necessary to give a meaning to interleaved operation executions. An object is linearizable [12] if each operation appears to take effect instantaneously at some point between the operation’s invocation and response. In this paper we focus primarily on read-write registers, which provide linearizable read and write operations with the obvious semantics.

Because all objects considered in this paper are linearizable, each process is viewed as executing a sequence of operations (both coin flips and data type operations). A system execution (or simply an execution) is an interleaving of the process executions for all processes. A system configuration (or configuration) is given by the state of the memory and the states of the program counters and local variables for each process.

It is convenient to view a randomized algorithm as a game. One side, the processes, tries to achieve agreement against an adversary scheduler. The processes flip coins and apply operations to the shared objects, and the adversary chooses how these operations are interleaved. Our adversary is extremely powerful: it has complete information about the processes’ protocols, their internal states, and the state of the shared memory. The adversary cannot, however, predict future coin flips. This notion of adversary is the same as that used by Abrahamson [1], Aspnes and Herlihy [5], Attiya, Dolev, and Shavit [6], and Saks, Shavit, and Woll [16], and is more powerful than that of Chor, Israeli, and Li [8].

An implementation of an object is randomized non-blocking if there is always some non-faulty process that completes an operation of this object within a finite expected number of its steps when running against the adversary scheduler. It is randomized wait-free if every non-faulty process has this property. Randomized wait-free implies non-blocking. The randomized non-blocking property permits the adversary to starve individual processes, but the system as a whole will make progress. The randomized wait-free property excludes starvation; any process that continues to take steps will finish its current operation. For decision problems (such as consensus, discussed below), where each process has only a finite number of operations of the object to perform, the randomized wait-free and non-blocking properties are identical.

A randomized $n$-process binary consensus protocol is a protocol for $n$ asynchronous processes that communicate through a set of shared objects. The processes each start with an input value, either 0 or 1.
Each process communicates with the others by applying operations to shared objects. Eventually, each process decides on an output value and halts. A consensus protocol is required to be:

- **Consistent**: distinct processes never decide on different values.
- **Randomized Wait-free**: each process decides after a bounded expected number of steps.
- **Valid**: the common decision value is the input to some process.

The first condition guarantees that the protocol achieves agreement, and the third condition excludes protocols which achieve it trivially by fixing the outcome in advance. For brevity, we use randomized consensus to mean n-process binary consensus. A set of objects solves consensus if there exists a randomized consensus protocol in which processes communicate through those objects.

### Theorem 2.1
Suppose $O(f(n))$ instances of object $X$ solve randomized consensus and $\Omega(g(n))$ instances of object $Y$ are required to solve randomized consensus. Then any randomized non-blocking implementation of $X$ by $Y$ requires $\Omega(g(n)/f(n))$ instances of $Y$.

**Proof**: (outline) Suppose there exists a randomized non-blocking implementation of $X$ using $h(n)$ instances of $Y$. Let $A$ denote the randomized consensus protocol using $O(f(n))$ instances of $X$. Construct a new protocol $A'$ by replacing each instance of $X$ with a randomized non-blocking implementation using $h(n)$ instances of $Y$. The resulting protocol solves randomized consensus with $O(f(n)h(n))$ instances of $Y$ and therefore $h(n) \in \Omega(g(n)/f(n))$.

### 3 Lower Bounds
A randomized consensus algorithm is required to be consistent on every execution. Therefore, to demonstrate that a randomized consensus algorithm is faulty, it suffices to exhibit an execution in which one process decides the value 0 and another process decides the value 1. Such an execution is specified by an adversary's schedule and a sequence of outcomes for the coin flips that are performed.

Throughout this section, we use the following notation. The number of shared registers is $r$. If $V$ is a subset of these registers, then $\overline{V}$ denotes the subset of these registers not in $V$. The sizes of $V$ and $\overline{V}$ are denoted by $v$ and $\overline{v}$, respectively.

A process $P$ is said to be poised at register $R$ if $P$ will write to $R$ when next allocated a step. A block write to a set of registers $V$ consists of a sequence of $v$ consecutive write operations by $v$ different processes to the $v$ different registers in $V$. Immediately before a block write to a set of registers $V$ can occur, there must be at least one process poised at each register in $V$.

We begin by proving a lower bound in the much simpler situation where all processes are identical. In other words, if two processes are in the same state, they perform the same operation on the same register when they are next allocated a step and, if the outcomes of those operations are the same (e.g. the values of their coin flips or the values that they read), their resulting states will be the same as one another. Furthermore, processes with the same input value will be in the same initial state. Although the lower bound proof in this restricted setting is considerably easier than the general case, the overall structure of both are similar and we feel it provides important intuition.

One important idea used in the proof is that, whenever a process writes a value to a register, it is possible to leave behind a group of “clones” all poised to write that value to that register. This is accomplished by giving the process and its clones the same initial state and by having the adversary schedule them as a group. In other words, when one process in the group is allocated a step, each of the other processes in the group is immediately allocated a step. They are also given the same sequence of outcomes for their local coin flips. Then, up to any desired point in the computation, the states of these processes remain the same as one another and they perform exactly the same sequence of operations.

Another essential idea is that, under certain favorable conditions, it is possible to combine an execution that decides 0 with an execution that decides 1 to obtain an execution in which both 0 and 1 are decided. For example, suppose there is a configuration $C$ in which there is a set $P$ of processes, one poised at each of the $r$ registers. Let $C'$ be the configuration obtained from $C$ as a result of letting each process in $P$ take one step. Assume that, from $C'$, there is an execution $\alpha$ deciding 0 which contains only steps of processes in $P$ and, from $C$, there is an execution $\beta$ deciding 1 which contains only steps of processes not in $P$. Then the following is an execution from $C$ that decides both 0 and 1. First perform $\beta$. Then let the processes in $P$ perform a block write. Call the resulting configuration $C''$. Finally, perform $\alpha$. See Figure 1.

Note that the configurations $C'$ and $C''$ are indistin-
guishable to the processes in $\mathcal{P}$. By writing, they have obliterated all traces of $\beta$, so $\beta$ is invisible to them.

The following lemma shows that this kind of combining can be done under the general conditions illustrated in Figure 2, provided there are sufficiently many processes available. A solo execution is a finite execution all of whose steps are taken by the same process.

**Lemma 3.1** Consider any configuration $C$ in which there is a set of $v \geq 1$ processes $\mathcal{P}$ poised at some set of registers $V$ and a disjoint set of $w \geq 1$ processes $\mathcal{Q}$ poised at some (not necessarily disjoint) set of registers $W$. Suppose that, after a block write to $V$ by processes in $\mathcal{P}$, there is a solo execution $\alpha$ by a process in $\mathcal{P}$ that decides 0 and, symmetrically, after a block write to $W$ by processes in $\mathcal{Q}$, there is a solo execution $\beta$ by a process in $\mathcal{Q}$ that decides 1. Then there is an execution from $C$ that decides both 0 and 1 and uses at most $r^2 - r + (3v + 3w - v^2 - w^2)/2$ identical processes.

**Proof:** The proof is by induction on $v + w$.

First, suppose $V \subseteq W$ (which must be the case if $\overline{w} = 0$).

If all writes in $\alpha$ are to registers in $W$, consider the following execution starting from $C$. First, processes in $\mathcal{P}$ block write to $V$, next $\alpha$ is performed, and then processes in $\mathcal{Q}$ block write to $W$. Note that the resulting configuration is indistinguishable to processes in $\mathcal{Q}$ from the configuration obtained from $C$ by just performing the write to $W$. Finally, $\beta$ is performed. This execution decides both 0 and 1 and uses $v + w$ processes. Since $v, w \leq r$, it follows that $v + w \leq r^2 - r + (3v + 3w - v^2 - w^2)/2$.

Otherwise, there is some first point in $\alpha$ at which a register $R \not\in W$ is written to. Let $C'$ be the configuration just before this write occurs, let $\alpha'$ denote that part of $\alpha$ occurring after this write, and let $V' = V \cup \{R\}$. Then $\alpha' = v + 1$, because $R \not\in W$ and $V \subseteq W$. During the execution from $C$ to $C'$, every register in $V$ is written to at least once. Thus, if there are sufficiently many processes, a clone can be left poised at each register in $V$, ready to re-write the value it contains at $C'$. These processes, together with the process poised at $R$, will form $\mathcal{P}'$. From $C'$, writing to $R$ has the same effect on the registers as performing the block write to $V'$ by $\mathcal{P}'$. Thus, in either case, $\alpha'$ can be performed, deciding the value 0. Furthermore, $C$ and $C'$ are indistinguishable to processes in $\mathcal{Q}$. Therefore, starting at $C'$, if the processes in $\mathcal{Q}$ block write to $W$ and then $\beta$ is performed, the value 1 is decided. This is illustrated in Figure 3. By the induction hypothesis, there is an execution from $C'$ that decides both 0 and 1 and uses at most $r^2 - r + (3(v + 1) + 3w - (v + 1)^2 - w^2)/2$ processes. Prepending the execution from $C$ to $C'$ yields an execution from $C$ that decides both 0 and 1 and uses $(v - 1)$ additional processes (those in $\mathcal{P} - \mathcal{P}'$) for a total of at most $r^2 - r + (3v + 3w - v^2 - w^2)/2$.

Similarly, if $W \subseteq V$, then there is an execution starting from $C$ that decides both 0 and 1. Therefore, suppose that neither $V$ nor $W$ is a subset of the other.

Consider any terminating execution from $C$ that begins with a block write to $U = V \cup W$ and continues with a solo execution $\gamma$ by one of these $u$ processes. Without loss of generality, suppose $\gamma$ decides 0. This is illustrated in Figure 4. Let $\mathcal{P}'$ consist of $\mathcal{P}$ plus...
a clone of each process in \( Q \) which, at \( C \), is poised at a register in \( W - V \). Since \( u - 1 \geq v \geq 1 \), it follows from the induction hypothesis that there is an execution from \( C \) that decides both 0 and 1 and uses at most \( r^2 - r + (3u + 3w - w^2 - w^2)/2 \leq r^2 - r + (3u + 3w - v^2 - w^2)/2 \) processes.

\[ \square \]

Figure 4: \( V \not\subseteq W, W \not\subseteq V, \) and \( \gamma \) decides 0.

**Lemma 3.2** At most \( r^2 - r + 1 \) identical processes can achieve randomized consensus using \( r \) read-write registers.

**Proof:** Let \( P \) and \( Q \) be processes with initial values 0 and 1, respectively. Let \( \alpha \) denote any terminating solo execution by \( P \) and let \( \beta \) denote any terminating solo execution by \( Q \). By validity, \( \alpha \) must decide 0 and \( \beta \) must decide 1.

If one of these executions, say \( \alpha \), contains no writes, then the execution consisting of \( \alpha \) followed by \( \beta \) decides both 0 and 1. Therefore, we may assume that both \( \alpha \) and \( \beta \) contain at least one write.

Let \( \alpha' \) denote the portion of \( \alpha \) occurring after the first write and let \( V \) be the singleton set consisting of the register \( P \) first writes to. Define \( \beta' \) and \( W \) analogously. Let \( \gamma \) be the execution consisting of those operations of \( \alpha \) and \( \beta \) occurring before their first writes and let \( C \) be the configuration obtained from the initial configuration by performing \( \gamma \). If there are at least \( r^2 - r + 2 \) processes, it follows by Lemma 3.1 that there is an execution from \( C \) that decides both 0 and 1. Prepending this execution by \( \gamma \) yields an execution from the initial configuration that decides both 0 and 1. This violates the consistency condition.

\[ \square \]

Next, we show our main result: \( \Omega(\sqrt{n}) \) read-write registers are necessary in order to solve randomized \( n \)-process binary consensus in a wait-free manner. The key to the lower bound is the definition of an interruptible execution. Informally, an interruptible execution is an execution that can be broken into pieces, between which executions involving other processes can be inserted. Each piece of an interruptible execution begins with a block write to a set of registers. Note that executions that do not write to registers outside this set can be inserted immediately before this piece without affecting it.

**Definition 3.1** An execution \( \alpha \) starting from configuration \( C \) is interruptible with initial register set \( V \) and process set \( \mathcal{P} \) if

- only processes in \( \mathcal{P} \) take steps in \( \alpha \),
- at \( C \), there are \( v + 1 \) processes in \( \mathcal{P} \) poised at every register in \( V \),
- \( \alpha = \alpha'\alpha'' \),
- \( \alpha' \) begins with a block write to \( V \)
- \( \alpha' \) contains no writes to registers in \( \overline{V} \), and
- if \( C' \) is the configuration obtained from \( C \) by executing \( \alpha' \), then either some process has decided at \( C' \) or \( \alpha'' \) is an interruptible execution starting from \( C' \) with some initial register set \( V' \subseteq V \) and some process set \( \mathcal{P}' \subseteq \mathcal{P} \).

In other words, if an execution \( \alpha \) is interruptible with initial register set \( V \) and process set \( \mathcal{P} \), then \( \alpha \) can be divided into pieces \( \alpha = \alpha_1 \cdots \alpha_k \) such that \( \alpha_i \) begins with a block write to a set of registers \( V_i \), all writes in \( \alpha_i \) are to registers in \( V_i \), and \( V = V_1 \subseteq \cdots \subseteq V_k \). Furthermore, all the steps of \( \alpha \) are taken by processes in \( \mathcal{P} \) and, after \( \alpha \) has been performed, some process has decided.

**Definition 3.2** An interruptible execution \( \alpha \) starting from configuration \( C \) with initial register set \( V \) and process set \( \mathcal{P} \) leaves processes for a set of registers \( U \) if, at \( C \), there are at least \( u \) processes not in \( \mathcal{P} \) poised at every register in \( V \cap U \).

Provided that a configuration \( C \) has the necessary number of processes poised at the specified registers and there are sufficiently many processes available, there is an interruptible execution starting from \( C \).

**Lemma 3.3** Consider any configuration \( C \) in which there are at least \( v + 1 \) processes in \( \mathcal{P} \) poised at every register in \( V \) and at least \( u \) processes not in \( \mathcal{P} \) poised at every register in \( V \cap U \). If \( \mathcal{P} \) contains more than \((r^2 - r - v^2 + v)/2 + u \cdot |V \cap U| \) processes, then there is an interruptible execution starting from \( C \) with initial register set \( V \) and process set \( \mathcal{P} \) that leaves processes for \( U \).
Proof: By induction on $\overline{v}$.

Let $Q \subseteq P$ be a set of $u \in P$ processes, $\overline{v}$ poised at every register in $V$. Consider any execution $\delta$ starting from configuration $C$ with the following properties:

- only processes in $P - Q$ take steps in $\delta$,
- $\delta$ begins with a block write to $V$,
- $\delta$ contains no writes to registers in $\overline{V}$, and
- at the configuration $C'$ obtained from $C$ by executing $\delta$, either some process in $P - Q$ has decided or all processes in $P - Q$ are poised at registers in $\overline{V}$.

Such an execution may be obtained by performing a block write to $V$ and then running each process in $P - Q$ one at a time, until each is poised at a register in $\overline{V}$ or one of them has decided.

If, at $C'$, some process has decided (which must be the case if $\overline{v} = 0$), then $\delta$ is an interruptible execution that satisfies the desired conditions. Therefore assume that, at $C'$, every process in $P - Q$ is poised at a register in $\overline{V}$.

For every integer $i \geq 1$, let $y_i$ and $z_i$ be the number of registers in $\overline{V} \cap U$ and $\overline{V} \cap U$, respectively, with at least $i$ processes in $P - Q$ poised at them. Then $y_i \geq y_{i+1}$ and $z_i \geq z_{i+1}$.

Suppose $y_i + z_{i+1} \leq \overline{v} - i$ for all $1 \leq i \leq \overline{v}$. In particular, $y_\overline{v} + z_{\overline{v}+\overline{v}} \leq 0$, so $y_i = z_{i+1} = 0$ for all $i \geq \overline{v}$. Then

$$|P - Q| = \sum_{i \geq 1} (y_i + z_i)$$
$$= \sum_{i=1}^{\overline{v}-1} (y_i + z_{i+1}) + \sum_{i=1}^{u} z_i$$
$$\leq \sum_{i=1}^{\overline{v}-1} (\overline{v} - i) + \sum_{i=1}^{u} |\overline{V} \cap U|$$
$$= \overline{v} \overline{v} - 1)/2 + u \cdot |\overline{V} \cap U|$$
$$= \overline{v} \overline{v} - 1)/2 + |P| - (r^2 - r - v^2 + v)/2$$
$$= |P| - \overline{v} = |P - Q|.$$

This is a contradiction. Therefore, there exists $i$ such that $1 \leq i \leq \overline{v}$ and $y_i + z_{i+1} \geq \overline{v} - i + 1$.

Suppose $Y \subseteq \overline{V} \cap U$ and $Z \subseteq \overline{V} \cap U$ are sets of registers such that there are $i$ processes poised at every register in $Y$, there are $u + i$ processes poised at every register in $Z$, and $|Y| + |Z| = \overline{v} - i + 1$. Let $V' = V \cup Y \cup Z$. Then $|V'| = |V| + |Y| + |Z| = \overline{v} - i + 1$, so $i = \overline{v} - 1 + 1$. Construct $P'$ from $P$ by removing $u$ processes poised at every register in $Z$. Then, at $C'$, there are at least $u$ processes not in $P'$ poised at every register in $Z = (V' - V) \cap U$. Since none of the processes outside $P$ take any steps in $\delta$, there are at least $u$ processes not in $P$ and, hence, not in $P'$ poised at every register in $V' \cap U$. By definition of $Y$ and $Z$, at $C'$, there is $i = \overline{v} - 1 + 1$ processes in $P'$ poised at every register in $Y \cap U$. Furthermore, there are $v \geq \overline{v} + 1$ processes in $Q \subseteq P'$ poised at every register in $V$.

Finally, since $v < \overline{v}'$ and

$$|P'| = |P| - u \cdot |Z|$$
$$> (r^2 - r - v^2 + v)/2 + u \cdot |V' \cap U| - u \cdot |Z|$$
$$= (r^2 - r - v^2 + v)/2 + u \cdot |V' \cap U|$$
$$\geq (r^2 - r - (v')^2 + v')/2 + u \cdot |V' \cap U|,$$

it follows from the induction hypothesis that there is an interruptible execution $\delta'$ from $C'$ with initial register set $V'$ and process set $P'$ that leaves processes for $U$. In this case, the execution $\delta \delta'$ satisfies the desired conditions.

The next result describes conditions under which two interruptible executions can be combined to form an inconsistent execution. It is analogous to Lemma 3.1.

Lemma 3.4 Let $\alpha$ and $\beta$ be two interruptible executions, both starting at configuration $C$. Suppose $\alpha$ and $\beta$ have initial register sets $V$ and $W$, have process sets $P$ and $Q$, and decide $0$ and $1$, respectively. If $Q$ leaves processes for $\overline{\alpha}$, $\beta$ leaves processes for $V$, $P$ and $Q$ are disjoint, $|P| > (r^2 - r - v^2 + v)/2 + \overline{v} \cdot |V' \cap W'|$ and $|Q| > (r^2 - r - w^2 + w)/2 + \overline{v} \cdot |V' \cap W'|$, then there is an execution starting from $C$ that decides both 0 and 1.

Proof: By induction on $\overline{v} + \overline{w}$.

First, suppose $V \subseteq W$ (which must be the case if $\overline{w} = 0$). Let $\alpha'$ be the first piece of $\alpha$ and let $C'$ be the configuration obtained from $C$ by executing $\alpha'$. Since all of the writes in $\alpha'$ are to registers in $V \subseteq W$, $\beta$ begins with one write to each register in $W$, and $P$ and $Q$ are disjoint, the configurations $C$ and $C'$ are indistinguishable to processes in $Q$. If some process has decided at $C'$, then $\alpha' \beta'$ is an execution from $C$ that decides both 0 and 1. Otherwise, there is an interruptible execution $\alpha''$ starting from $C'$ with some initial register set $V' \supsetneq V$ and process set $P' \subseteq P$ that decides 0 and leaves processes for $W$. Without loss of generality, $P'$ can be all of $P$ except for $u \cdot (|V' \cap W'|-|V \cap W'|)$ processes that must be removed to ensure that $\alpha''$ leaves processes for $W$. Then

$$|P'| \geq |P| - \overline{w} \cdot (|V' \cap \overline{W}'| - |V \cap \overline{W}'|)$$
$$> (r^2 - r - v^2 + v)/2 - \overline{w} \cdot |V' \cap W'|$$
$$\geq (r^2 - r - (v')^2 + v')/2 - \overline{v} \cdot |V' \cap \overline{W}'|.$$
By the induction hypothesis applied to $\alpha''$ and $\beta$, there is an execution $\delta$ starting from $C'$ that decides both 0 and 1. Hence, $\alpha'\delta$ is an execution starting from $C$ that decides both 0 and 1.

Similarly, if $W \subseteq V$, then there is an execution starting from $C$ that decides both 0 and 1. Therefore, suppose that neither $V$ nor $W$ is a subset of the other.

Let $V' = W' = V \cup W$. Consider the situation at configuration $C$. Since $\alpha$ is an interruptible execution with initial register set $V$, there are $\overline{\nu} + 1 > \overline{\nu} + 1$ processes in $P$ poised at each register in $V$. Since $\beta$ leaves processes for $\nu$, there are $\overline{\nu} + 1$ processes not in $Q$ poised at each register in $V' - V$. Form $P'$ by adding these processes to $P$. Note that $P'$ and $Q$ are disjoint. Furthermore, since $\alpha$ leaves processes for $\nu$, there are $\overline{\nu} + 1$ processes not in $Q$ poised at each register in $V' - V$. These processes are not in $P'$ either, because the processes in $Q' - P$ are poised at registers in $\overline{V}$. Since $V \subseteq V'$,

$$|P'| > |P| > (r^2 - r - (v')^2 + v')/2 + \overline{w} \cdot |\overline{V} \cap \overline{W}|$$

By Lemma 3.3, there exists an interruptible execution $\alpha'$ starting from configuration $C$ with initial register set $V'$ and process set $P'$ that leaves processes for $\nu$. If $\alpha'$ decides 0, then it follows from the induction hypothesis applied to $\alpha'$ and $\beta$ that there is an execution starting from $C$ that decides both 0 and 1. Therefore we may assume that $\alpha'$ decides 1.

Similarly, we may assume that there exists an interruptible execution $\beta'$ starting from $C$ with initial register set $V'$ and process set $Q'$ that leaves processes for $\nu$ and decides 0, where $Q'$ is constructed analogously to $P'$.

Since $(V' - V)$ and $(W' - W)$ are disjoint and $P$ and $Q$ are disjoint, $P'$ and $Q'$ are disjoint. Furthermore, $V' \supseteq V$ and $W' \supseteq W$ imply that

$$|P'| > (r^2 - r - (v')^2 + v')/2 + \overline{w} \cdot |\overline{V} \cap \overline{W}|,$$

and

$$|Q'| > (r^2 - r - (w')^2 + w')/2 + \overline{w} \cdot |\overline{V} \cap \overline{W}|.$$
SWAP(R : register, x : value) returns(value);
previous := R;
R := x;
return (previous);
end SWAP

Figure 6: The swap operation

2. One function "overwrites" the other: \( f_i(f_j(v)) = f_i(v) \) or \( f_j(f_i(v)) = f_j(v) \).

Examples of non-trivial and interfering read-modify-write operations include the swap operation of Figure 6 and the fetch&add operation of Figure 7. The compare&swap operation of Figure 8 is non-trivial but not interfering. Theorems 3 and 4 of [11] show that registers with non-trivial and interfering read-modify-write operations solve 2-process consensus and, therefore, form a class of objects that are deterministically more powerful than read-write registers, which cannot solve 2-process consensus, and less powerful than operations such as compare&swap, which can solve n-process consensus.

We first show that, in randomized computation, as in the deterministic case, compare&swap is still more powerful than read-write and swap operations. The swap and fetch&add operations, however, are not in the same randomized class, even though they are in the same (non-trivial and interfering) deterministic class. Moreover, swap is weaker than a bounded counter, an object with a deterministic implementation from read-write registers, while fetch&add is as strong as compare&swap.

Herlihy [11, Theorem 5] shows that binary consensus can be implemented deterministically using a single bounded compare&swap register. Hence, from Theorem 3.7, we have:

**Corollary 4.1** Any randomized non-blocking bounded compare&swap register implementation using read-write and swap registers requires \( \Omega(\sqrt{n}) \) instances of these registers.

A bounded counter object has an integer state that can assume a range of values, and it provides the following operations: inc and dec respectively increment and decrement the counter (without returning any information), write initializes the counter to a fixed state, and read returns the counter's current value. Aspnes [3] gives a randomized binary consensus protocol in which \( n \) processes share three bounded counters: the first two keep track of the number of processes with preference 0 and 1 respectively, and the third is used as the cursor for a random walk. The first two counters assume values between 0 and \( n \), while the third assumes values between \(-3n\) and \( 3n\). (The first two counters can be eliminated at some cost in performance [4].)

**Theorem 4.2 (Aspnes)** There is a deterministic bounded shared counter implementation using \( O(n) \) read-write registers, and a randomized consensus implementation using one bounded shared counter.

From Theorems 2.1, 3.7, and 4.2 we have:

**Corollary 4.3** Any randomized non-blocking bounded counter implementation using read-write and swap registers requires \( \Omega(\sqrt{n}) \) instances of these registers.

Surprisingly, both lower bounds are independent of the number of values any object can assume: they hold even when the read-write and swap registers used in the implementation are unbounded, but the counter being implemented is bounded.

Similar results hold for fetch&increment, fetch&decrement, and fetch&add, a constant number of which suffice to implement a counter. In the full paper we show how proper encoding can allow a single instance of a fetch&add operation to implement three instances of a shared counter, and so we have that fetch&add and compare&swap, which are in separate classes in the deterministic hierarchy, have similar randomized power in the sense that one instance of each suffices to solve randomized consensus.

**Theorem 4.4** Randomized consensus can be solved using a single instance of a fetch&add register.

In addition, by Theorems 2.1 and 3.7 we have:
Corollary 4.5 Any randomized non-blocking implementation of a fetch@add register using read-write and swap registers requires $\Omega(\sqrt{n})$ instances of these registers.

Acknowledgments
Part of this work was performed while Faith Fich and Nir Shavit were visiting MIT. Their work was supported by the Natural Sciences and Engineering Research Council of Canada, the Information Technology Research Centre of Ontario, ONR grant N00014-91-J-1046, NSF grant 8915206-CCR, and DARPA grants N00014-92-J-4033 and N00014-91-J-1698.

References


