Constructing Two-Writer Atomic Registers

Bard Bloom*
M.I.T. Laboratory for Computer Science
545 Technology Square, Cambridge, Mass. 02139
ARPAnet: bard@theory.lcs.mit.edu
May 15, 1987

Abstract

In this paper, we construct a 2-writer, n-reader atomic memory register from two 1-writer, (n + 1)-reader atomic memory registers. There are no restrictions on the size of the constructed register. The simulation requires only a single extra bit per real register, and can survive the failure of any set of readers and writers. This construction is a part of a systematic investigation of register simulations, by several researchers.

1 Introduction

There are several models of memory registers, of varying strength. The most familiar is the single-processor memory register, as used by isolated computers. The intuition of a single-processor register is clear enough: a read of the register returns the value written by the last write to the register. We call this the register property. If the processor was initialized (equivalently, the first action on the register is a write), this property uniquely determines the behavior of the register, as a function of the sequence of reads and writes. The object of strong shared memory, atomicity in particular, is to provide as much of the power and familiarity as possible of single-processor memory to the multiprocessor environment.

Consider a model of memory in which each processor has a separate channel to each shared memory register.1 We assume that the processors using the register are each sequential, but completely asynchronous. Since there are several processors, the register may be trying to do more than one thing at a time. When a write overlaps some other action, the register property does not uniquely specify the register's behavior. Which of two overlapping writes, for example, should be considered "the last write"? If a read overlaps several writes, which is the last one? These questions cannot be answered from first principles.

Fortunately, the register property does tell what some actions should do. Given an action A, with no action overlapping it, then A should work correctly. If R is a read, and only reads overlap R, then R should return the correct value. The register should only contain legitimate values; a boolean-valued register can't return true or its complement false.

There are several standard models for one-writer registers[LZ]. All of these models work correctly when only one processor is using a given memory register at a time; the differences between models restrict how the register can react when several processors are acting on it at once.

The strongest and most commonly used of these models is atomicity. Reads and writes act as if they do not overlap, as if they occurred in some definite order. The register property and this ordering of actions determines the effect of every action.

Atomic runs are helpful for practical purposes. Since all actions act as if they do not overlap, we need not worry about what happens on overlaps. For example, it is not possible for one reader, reading twice during a write, to get the new value on the

---

1Few if any multiprocessors have this architecture.

*This research is supported in part by the Defense Advanced Research Projects Agency under Contract N00014-80-C-0622, and in part under an NSF Graduate Fellowship.

Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission.
first read and the old on the second; this sequence of
events is impossible for non-overlapping actions, and
therefore impossible for overlapping ones as well.

Since shared memory of this sort is expensive, it
seems reasonable to try to simulate it with cheaper
kinds of shared memory. (In general, memory from a
weaker model of computation is cheaper than from a
stronger.)

Register protocols are unusual among resource-
sharing protocols, in that they provide atomicity
(i.e., serialization) without requiring mutual exclu-
sion. Although they are usually phrased in terms of
memory, they can be used for any object with the
same fundamental operations of reading and writing.
For example, consider a collection of computers, each
permitted to read all the others' file systems, but only
able to write on their own. Multi-writer register algo-
rithms could allow them to simulate a shared file sys-
tem. Leslie Lamport [L2] has given many simulations
for single-writer memory. In this paper, I present
a protocol for simulating twowriter n-reader atomic
memory with two one-writer, n + 1-reader atomic reg-
isters.

There are a number of properties that a good sim-
ulation will have. No processor should have to wait
for another's action to use a register. The failure
of one processor — even during a write — should
not prevent other processors from reading or writing.

Shared memory is likely to be slow compared to lo-
cal memory, so the algorithm should use the smallest
possible number of accesses of shared memory.

2 I/O Automata (Simplified
Lynch-Tuttle Model)

In this paper, we will use a considerably simplified
version of the Lynch-Tuttle I/O automaton model.
The full model is considerably more powerful than
required by register algorithms; see [LT] and [LM].
Most of the detail available in our restricted version
is not used per se in the proofs; it is presented to give
a flavor of a fully formal proof in this model. A pro-
cess (e.g., a program or a register) is modeled as an
automaton, with possibly an infinite number of states
and infinite fanout from any state. The automaton
may be countably nondeterministic. The transitions
of the automaton \( A \) are labeled with actions, mem-
bers of the automaton's alphabet.

The automaton alphabet is divided into three sub-
alphabets, the Input', Output, and Internal alpha-
bets. The Input and Output alphabets are sets of
signals which the automaton can accept and produce.
The Internal alphabet is the set of actions which other
processors should not be allowed to see. We will
use Internal actions to mark times at which register
events actually take place. We insist that an I/O au-
tomaton be input-enabled; i.e., have an edge labeled
with each input action out of every state. Thus, an
automaton is always ready to deal, perhaps trivially,
with any input. It may be programmed to buffer the
input, by changing to a state with the input added
to a queue; it may be programmed to ignore inputs
that it is not ready to pay attention to.

Automata may be composed into systems in the
following way. If \( A_1, \ldots, A_n \) are automata with dis-
joint sets of output actions and disjoint sets of in-
ternal actions, their composition \( B \) has as its set of
states the set of tuples of states of the \( A_i \)'s. \( B \) has
a state transition from \( (a_1, \ldots, a_n) \) to \( (a'_1, \ldots, a'_n) \) with
action \( \alpha \) if either one component has a so-labeled
transition and no other component moves (in which
case \( \alpha \) has the same classification for \( B \) that it does
for that component), or one component has \( \alpha \) as an
input action and another has it as an output action,
and no other component takes a step (in which case
\( \alpha \) is internal to \( B \)).

An execution of an I/O automaton is an alternat-
ing sequence of states and actions, starting with an
initial state of the automaton and proceeding as long
as possible (which may be infinite), such that when-
ever \( s_1 s_2 \) is a subsequence starting with a state, the
automaton can make an \( a_1 \)-labeled transition from \( s_1 \)
to \( s_2 \). A fair execution of the composition \( B \) is one
in which, whenever a component \( A_i \) wants to take a
step, it is eventually allowed to. More formally, when-
ever the system is in a state \( (a_1, \ldots, a_n) \) and \( A_i \) has
an output or internal action enabled in state \( a_i \), even-
tually the composition \( B \) takes one such action. A
schedule of an automaton is a sequence of actions ob-
tained by removing all the states from an execution;
if it is a finite or infinite sequence of actions taken by
the automaton as it moves from state to state. A fair
schedule is a schedule derived from a fair execution.
Fair schedules correspond to the usual notion of asyn-

---

2 These requirements disallow mutual exclusion algorithms,
which delay some processes in favor of others and are not in
general crash-resistant.
chronous communication: one process may take arbitrarily but finitely many steps before another takes one.

An execution module, for our purposes, is a set \( E \) of executions. A schedule module, is a set \( S \) of schedules. Also of interest are external schedules: for each schedule \( s \), the subsequence of actions omitted by \( s \) in \( S \). In particular, a protocol (for an arbitrary problem) is considered correct if it has an appropriate set of external fair schedules.

We will talk about I/O channels between automata. A channel that can pass signals \( (i.e., \text{actions}) \) in the set \( S \) between automata \( A \) and \( B \) is simply a convention that \( A \) and \( B \) share the actions in \( S \), that the actions in \( S \) are internal to the composition, and that no other processors in the system have actions from \( S \) in their signature.

3 Formal Model

Let Val be a set of values that the register is to hold.

A register can be described by a schedule module. Each reader and writer has a bidirectional channel to the register; if a computer can both read and write, it has two channels. A read channel allows messages of the form \( R_{\text{start}}^c \) (a constant signal meaning a command to read from channel \( c \)) to the register, and \( R_{\text{finish}}^c(v) \) (a meaning that the value \( v \in \text{Val} \) was read) to the reader. A write channel allows messages \( W_{\text{start}}^c(v) \) (command to write) and \( W_{\text{finish}}^c(v) \) (acknowledgment). (The channel \( c \) names the source and destination; for example, \( R_{\text{start}}^{W_0} \) is a request from processor \( W_0 \), writer number 0, to read the value in register 1.) A process equipped with such channels and no others is said to have the signature of a register.

The input—the sequence of read and write requests—is correct if no reader or writer initiates a second action before the first has finished. In our formalism, a sequence \( \alpha \) of actions is input-correct if there are no two requests on that channel without an intervening acknowledgment. A non input correct schedule is one in which case the user has used the interface to the register improperly and so any behavior by the register is legitimate.

For \( v_0 \in \text{Val} \), we say that a schedule \( \alpha \) of a system of automata (with the signature of a register) is atomic initialized to \( v_0 \) if either it is not input-correct, or the following conditions hold.

1. There is a bijection ("matching") between the requests and acknowledgments along each channel, such that the acknowledgment corresponding to a given request is the first action along that channel following the request.

2. The reads and writes in \( \alpha \) can be shrunk to points. Formally, \( \alpha \) can be extended to a sequence \( \beta \), by the addition of signals \( R_{\text{start}}^c(v) \) and \( W_{\text{start}}^c(v) \) inside the \( R_{\text{start}}^c-R_{\text{finish}}^c(v) \) and \( W_{\text{start}}^c-W_{\text{finish}}^c(v) \) pairs, precisely one signal per pair, such that, for each matched pair \( R_{\text{start}}^c-R_{\text{finish}}^c(v) \), \( v \) is the value of the latest \( W_{\text{start}}^c(v') \) preceding the \( R_{\text{start}}^c(v) \), or \( v_0 \) if there is no such \( W_{\text{start}}^c(v') \).

The signals \( R_{\text{start}}^c(v) \) and \( W_{\text{start}}^c(v) \) mark the instants that the actions "actually occurred." Such actions are called \( + \)-actions or internal actions.

If \( \mathcal{R} \) is a system of automata, such that every fair schedule of \( \mathcal{R} \) is atomic initialized to \( v_0 \), then we say that \( \mathcal{R} \) implements an atomic register with initial value \( v_0 \). \( \mathcal{R} \) is atomic if it is atomic initialized to some \( v_0 \). (As is usual in the Lynch-Tuttle model, the requirement that an automaton be input-enabled excludes degenerate solutions by forcing a system to have appropriate behavior for every sequence of inputs. In particular, degenerate cases such as an automaton which never does anything are excluded.)

This definition is a formalization in terms of sequences of the usual definition ([L2]): that every read and write can be shrunk to a point inside its interval, with distinct actions shrinking to distinct points, such that the resulting sequence has the register property.

We will use the term "a read" to refer to a matched \( R_{\text{start}}^c-R_{\text{finish}}^c(v) \) pair, and similarly for a write. An atomic sequence may be considered a set of reads and writes, partially ordered by precedence. Lamport [L2] among others uses this formalism.

4 Architecture of the Solution

We present a protocol for simulating a two-writer, \( n \)-reader atomic register with two one-writer, \( n+1 \)-reader atomic registers. Both the simulated and the real\(^3\) registers are defined as in the previous section.

\(^3\) It is somewhat deceptive to call the registers used in the simulation "real". They may be simulated using more primitive regular and safe one-reader, one-writer registers, using protocols from Lamport [L2] and others. However, they are as real as anything at this level of abstraction.
The architecture of the simulated register is as follows; see also Figure 2.

There are \( n + 4 \) automata in the simulated register. Two of these automata, \( \text{Reg}_0 \) and \( \text{Reg}_1 \), are \( 1 \)-writer, \( (n + 1) \)-reader atomic registers. Two others are the writers, called \( W_0 \) and \( W_1 \); the rest are the readers, named \( \text{Rd}_1 \) through \( \text{Rd}_n \). Each of the readers and writers has one channel to the outside world; these channels are the ports of the simulated register. The readers and writers are collectively known as processors. Each processor has a channel to each of the real registers. The channels allow reading and writing messages as appropriate: The readers can read both real registers; \( W_i \) can write to \( \text{Reg}_i \) and read (but not write) \( \text{Reg}_{\neg i} \). The external ports of the system give it the signature of a register. The problem solved in this paper is to find implementations for the \( (n + 2) \) processes \( W_0, W_1, \) and \( \text{Rd}_i \) through \( \text{Rd}_n \) such that the system actually is an atomic register.

In practice, the reader and writer automata will be subroutines running on real processors. The requests are the calls to the subroutines, the acknowledgments are the returns.

Certain other properties are desirable. The reading and writing protocols should be deterministic. Also, the status of one processor should not affect that of another. For example, a protocol could be cobbled together from a fair mutual exclusion protocol. This would require processes to wait for each other, an undesirable trait for memory. Furthermore, one processor could crash while reading the register and block all further access, which is rather undesirable. Finally, the algorithm should use as little extra memory as possible. The algorithm presented in this paper has all these properties.

### 5 The Algorithm

To simulate an atomic register with values in \( \text{Val} \), we use registers \( \text{Reg}_0 \) and \( \text{Reg}_1 \) with enough space to hold one value in \( \text{Val} \) and a single tag bit. To construct a register initialized to \( v_0 \), use two real registers both initialized to value \( v_0 \) and tag bit \( 0 \). Whenever a writer writes, it tries to make the sum of the tag bits equal to its own index, modulo 2. This is similar to Peterson's tournament algorithm [PF]. If one writer is quiescent while the other writes, it is clear that the active writer can set the sum of the tag bits to its own index.

The writers use the following code to write the value \( v \). Each writer knows its own identity, \( i = 0 \) or \( i = 1 \). If \( i \) is the index of a processor, \( \neg i \) (the complement of \( i \)) is the index of the other processor. The symbol \( \oplus \) denotes addition modulo 2.

\[
\text{read } t', v' \text{ from } \text{Reg}_{\neg i} \\
\text{write } t, v \text{ to } \text{Reg}_i
\]

We say that a simulated write request \( W_{\text{start}}(v) \) occurs at the call to this routine, and an acknowledgment at the return. Since the routine is running on a sequential processor, there can never be two write requests without an intervening acknowledgment; the input will always be input-correct. By hypothesis, the real reads and writes always terminate; since the write routine has no loops, it too will always terminate.

Notice that the writer writes only once, at the end of its protocol. This has the advantage that, at any time except for the instant of the atomic write, either nothing of the write is visible or everything is. In particular, if the writer crashes at some point in the protocol, the write either occurs or does not occur;

---

\*The initial value — but not the initial tag bit — of \( \text{Reg}_1 \) is irrelevant.
it does not leave the register in an inconsistent state.
(Dealing with failures formally would complicate the
model slightly, and we shall not do so.)

The readers use the following code:

\[
\begin{align*}
\text{read } t_0, v_0 & \text{ from Reg}_0 \\
\text{read } t_1, v_1 & \text{ from Reg}_1 \\
r := (t_0 \land t_1) \\
\text{read } t_2, v_2 & \text{ from Reg}_r \\
\text{return } v_2
\end{align*}
\]

As was the case for writes, simulated read requests
are defined to occur at the start of this code, and
their acknowledgments at the end. Notice that one
simulated read involves three real reads. In many
applications, the writers will be allowed to read the
simulated register as well; that is, a single automaton
is connected to one read port and one write port. The
number of real reads that such a writer performs in
a simulated read may be reduced to one or two by
having the writer keep a local copy of its own real
register.

6 Correctness

Consider any fair external schedule \(\alpha\) of the system.
Since there are no requirements on a schedule that
contains a violation of sequentiality on any channel,
we assume that \(\alpha\) has no such violations. We will
denote the actions by processor \(P\) on the simulated
register by \(R_{i,n}^{P,i}\) etc., those on real register \(i\) will be
\(R_{i,n}^{P,i}\). We must show that \(\alpha\) is atomic by inserting
\(x\)-actions. We omit the \(P\) superscript when it is clear
from context.

Since \(\alpha\) is the external schedule of the system,
it is the schedule resulting from some execution se-
quence \(\alpha^*\), including the states and real actions of
the implementing I/O automata. We will not need
to consider the states of the processors formally, so
we will use the sequence \(\beta\) consisting of the actions
in \(\alpha^*\) for the real as well as the simulated registers.

The real registers are atomic, and therefore any
schedule of them can be extended by actions \(R_{x,n}^{P,i}(v)\)
and \(W_{x,n}^{P,i}(v)\) as given by the definition of atomicity.
Extend \(\beta\) to a sequence \(\gamma\) with these internal actions
included.

If \(R\) and \(W\) are simulated read and write respec-
tively, we say that \(R\) reads the value written by \(W\) if
At each stage, we will be inserting a possibly infinite number of actions into a possibly infinite sequence. It is essential to know that the insertions can be done, and that the result is a sequence containing all the actions in the original; consider adding an infinite number of actions at the front of \( \gamma \). However, we will always add actions between pairs of actions in the original sequence; therefore we will never add more than \( n \) elements before the \( n \)th element of the sequence. This is sufficient to guarantee that the addition of elements is well-defined, and is in fact results in a sequence containing all the elements of the first in the correct order.

We begin with definitions and useful lemmas. We say that a simulated write \( W \) by \( W_R \) is potent if the sum of the tag bits immediately after the \( \ast \)-action of \( W \)'s real write is \( i \). Otherwise, it is impotent. Note that the potency of a write depends only on the values in the real registers immediately after the write; a write is not potent at one point in \( \gamma \) and impotent at another.

We say that one simulated write \( W_0 \) is prefinished by another \( W_1 \) if the real write of \( W_1 \) occurs between the real read and the real write of \( W_0 \), and (3) \( W_1 \) is the last such write.

**Lemma 1** Every impotent write \( W_0 \) is prefinished by precisely one write \( W_1 \).

**Proof:** Uniqueness of the \( W_1 \) follows from the definition. Let \( W_0 \) be a write by \( W_R \) not prefinished by any other write. Then, there is no real write by \( W_1 \) between the start and the real write of \( W_0 \). In particular, the tag bit \( t_1 \) of \( \text{Reg}_1 \) has the same value when \( W_0 \) real-reads it and when \( W_R \) real-writes to its register. Following the protocol, \( W_R \) chooses the bit \( t_0 = t_1 \), and writes \( t_0 \) as the tag bit of its real write. So, the tag bits at the time of \( W_0 \)'s real write are \( t_0 = t_1 \) in \( \text{Reg}_0 \) and \( t_1 \) in \( \text{Reg}_1 \); their mod-2 sum is 0, and so \( W_0 \) is potent. The same argument applies, mutatis mutandis, for \( W_1 \). Thus, any write not prefinished by another is potent, i.e., any impotent write is prefinished by some write. \( \square \)

**Definition 1** The prefinisher of an impotent write is the unique write which prefinishes it.

**Lemma 2** The prefinisher \( W_1 \) of an impotent write \( W_0 \) is potent.
Proof: Suppose that the lemma is false. Let \( W_0 \) be the first impotent write with impotent prefinisher, in order of time of atomic real write. Let \( W_1 \) be the prefinisher of \( W_0 \). \( W_1 \) is impotent; let \( W_0' \) be \( W_1 \)'s prefinisher. Let \( T_{0r} \) and \( T_{1r} \) be the times of \( W_0 \)'s and \( W_1 \)'s real reads, \( T_{0w} \), \( T_{1w} \), and \( T_{ow} \) the times of the real writes of \( W_0 \), \( W_0' \), and \( W_1 \) respectively. By the definition of prefinishing, \( T_{0w} < T_{1w} < T_{ow} \); since the processors are sequential we have \( T_{0r} < T_{1r} < T_{or} \). (See Figure 3.)

We assume that \( W_{r0} \) is the writer of \( W_0 \), exploiting the symmetry of the protocol. Further, suppose that \( \text{Reg}_0 \)'s tag bit after the real write \( W_0 \) is 0; the same argument with 0 and 1 exchanged applies if the bit is 1.

Since \( W_{r0} \) writes the tag bit value 0, it must read \( \text{Reg}_1 \)'s tag bit set to 0 at \( T_{or} \). Since \( W_0 \) is impotent, \( \text{Reg}_1 \)'s tag bit at time \( T_{ow} \) must be 1. Since \( \text{Reg}_1 \)'s tag bit changes between \( T_{or} \) and \( T_{ow} \), \( W_1 \) must real-write between these times. \( W_1 \)'s real write is the last real write by \( W_{r1} \) before \( T_{ow} \), and therefore \( T_{or} < T_{1w} < T_{ow} \).

\( W_{r1} \) does not write between \( T_{1w} \) and \( T_{ow} \); since \( \text{Reg}_1 \)'s tag bit at \( T_{ow} \) is 1, its tag bit at \( T_{1w} \) is 1. Since \( W_1 \) is impotent, the sum of the tag bits must be 0 at time \( T_{1w} \). Hence the tag in \( \text{Reg}_0 \) at time \( T_{1w} \) is 1. Since \( W_1 \) writes the bit 1, it must read \( \text{Reg}_0 \)'s tag bit as 0 at time \( T_{or} \).

However, \( \text{Reg}_0 \)'s tag bit is 1 at time \( T_{1w} \). Since \( W_0' \) is the prefinisher of \( W_1 \), its real write is the last real write to \( \text{Reg}_0 \) before \( T_{1w} \); it must write 1 as its tag bit. In particular, \( \text{Reg}_0 \)'s tag bit is 1 at \( T_{ow} \). Since \( W_0 \) does not write between \( T_{ow} \) and \( T_{or} \), \( \text{Reg}_0 \)'s tag bit is constantly 1 in this interval. However, \( W_1 \) reads tag bit 0 at time \( T_{1r} \); therefore \( T_{1r} < T_{ow} \). The five times are now fully ordered \( T_{1r} < T_{ow} < T_{or} < T_{1w} < T_{ow} \) as in Figure 3.

Since \( \text{Reg}_1 \)'s tag bit is 0 at time \( T_{or} \), it must be 0 at time \( T_{1r} \); the tag bit is not changed until the real write occurs. In particular it is 0 at time \( T_{ow} \), when \( W \) real-writes.

At time \( T_{ow} \), \( \text{Reg}_0 \) has tag 1 and \( \text{Reg}_1 \) has tag 0; therefore, \( W_0' \) is impotent. However, we had assumed that \( W_0 \) is the first (ordered by time of real write) impotent write by either writer not prefinished by some potent write by the other processor; and we have discovered that \( W_1 \) is another such write that precedes \( W_0 \) in this order. This contradiction proves the lemma for \( W_{r0} \) and tag bit 0; the other cases are similar. \( \square \)

At this point we have divided the simulated writes into two categories: potent and impotent writes. There are three categories of reads: those which read from potent writes, from impotent writes, and from the initial value. We will insert \('-actions for actions in stages in this order; for brevity, we will process all writes at the same time.

7.1 Writes

Step 1 Let \( \gamma_1 \) be \( \gamma \) with a \('-action for each potent write inserted immediately after the \('-action of its real write, and a \('-action for each impotent write \( W_0 \) placed immediately before the \('-action in \( \gamma_1 \) of the write \( W_1 \) which prefinishes it.

It is clear that \('-actions of potent writes are within the intervals of the writes. If \( W_0 \) is an impotent write, its prefinisher \( W_1 \) is potent. \( W_1 \)'s \('-action is adjacent to its real write in \( \gamma_1 \). By definition of prefinishing, \( W_1 \)'s real write is between \( W_0 \)'s real read and real write. Therefore, \( W_1 \)'s \('-action is inside \( W_0 \)'s interval as well, and so this is a legitimate assignment of times.

7.2 Reads of Potent Writes

It is evident from the code that a read always returns a value written by some write, or the initial value. It may read the value of an impotent write. Consider a very slow reader, which reads the tag bits and then
goes to sleep for a long time while the writers continue to work. When it wakes up, its tag bits have no relevance to the current state of the register, and it may read from either real register, and so return the value of an impotent write. This is acceptable behavior; in step 4, we will assign such a read a time immediately after the *-action of the impotent write.

We will first choose times for all simulated reads \( R \) which return values \( v \) written by potent writes \( W \).

**Step 2** Let \( \gamma_2 \) be \( \gamma_1 \) with a *-actions for each read \( R \) of a potent write \( W \) inserted immediately after the later of the *-action for the first real read of \( R \) and the *-action of \( W \) in \( \gamma_1 \). If several *-actions are to be inserted in the same position (e.g., immediately after the *-action of a particular write \( W \)), we insert them in arbitrary order.

It is clear that we are assigning *-actions to reads within the intervals of the reads. Since the reads by a given reader are sequential, no more than \( n \) *-actions will have to be inserted in one position, and therefore \( \gamma_2 \) is well-defined.

**Lemma 3** If \( R \) is a read of a potent write \( W \), then the *-action of \( W \) in \( \gamma_2 \) precedes that of \( R \), and is the last *-action of any write preceding the *-action of \( R \).

**Proof:** The identity \( R_o \) of the reader makes no difference to the argument; all readers have exactly the same algorithm. There are three real reads over the course of \( R \): \( R_0 \) and \( R_1 \) of \( \text{Reg}_0 \) and \( \text{Reg}_1 \), and \( R_2 \) of one of the two registers. Let \( T_0 \), \( T_1 \), and \( T_2 \) be the times in \( \gamma_2 \) of these three actions; let \( T_w \) be the time in \( \gamma_2 \) of \( W \)'s *-action. \( R_o \)'s *-action is the action immediately after the later of \( T_w \) and \( T_0 \). Note that \( R_0 \) precedes \( R_1 \) precedes \( R_2 \). There are two cases, depending on the relative order of \( T_0 \) and \( T_w \).

The first alternative is that \( T_0 < T_w \). Since \( R_2 \) returns the value written by the real write of \( W \), \( R_2 \) must follow the real write. Since \( W \) is potent, the *-action of \( W \) immediately follows its real write. By construction, the *-action of \( R \) follows that of \( W \), with only *-actions of other simulated reads intervening.

The other alternative is that \( T_0 > T_w \). Suppose that \( W_r \) is the writer of \( W \). Since \( W \) writes \( v \) at time \( T_w \) and \( R_2 \) reads \( v \) at position \( T_2 > T_w \), \( W_r \) did not real-write between \( T_w \) and \( T_2 \). Therefore, it did not perform a potent simulated write between these times. If it performed an impotent write assigned a *-action in the interval \((T_w \ldots T_0)\), the prefinisher of that write would also be in that interval (since the times of such writes are adjacent in \( \gamma_2 \) by construction). It suffices to show that \( W_r \) does not write in this interval.

Suppose that \( W_r \) performs a write \( W' \) of value \( v' \) after \( W \) with \( W' \)'s *-action before \( R_0 \). By symmetry, assume that \( W \) set \( \text{Reg}_0 \)'s tag bit to 0. Then, at time \( T_w \), \( \text{Reg}_0 \)'s tag bit must be 0 as well, because \( W \) is potent.

If \( W' \) were impotent, then \( W' \) had to be prefinished by some write by \( W_r \). If \( W \) prefinished \( W' \), then \( W' \) would have been assigned a time immediately before the time for \( W' \); this is not the case. If some later write \( W'' \) prefinished \( W' \), then we would have assigned \( W'' \) a time immediately before \( W'' \) in \( \gamma_1 \). The *-action of \( W'' \)'s is next to its real write in \( \gamma_1 \). Since \( W'' \)'s *-action is between \( T_w \) and \( T_0 \), \( W'' \)'s real write is in the same interval. This contradicts the fact that \( W_r \) does not real-write between \( T_w \) and \( T_2 \). So, \( W' \) cannot be impotent.

Therefore \( W' \) must be potent; \( W_r \) must have set \( \text{Reg}_1 \)'s tag bit to 1 at the real write of \( W' \). Since \( W' \) is potent, its *-action is adjacent to its real write in \( \gamma_1 \), and hence the tag bit is set to 1 before \( R_0 \). Since \( W_r \) did not real-write between \( T_w \) and \( T_2 \), its tag bit is 0 over that interval. Any simulated write by \( W_r \) after \( W' \) and before \( T_2 \) will real-read \( \text{Reg}_0 \)'s tag bit to 0 and write 1 as \( \text{Reg}_1 \)'s tag bit. So, the tag bits are 0 and 1 from the time of \( W' \) until \( T_2 \). In particular, the bits are set to 0 and 1 when the reader reads them at \( T_0 \) and \( T_1 \). But then the reader would have read \( \text{Reg}_1 \) instead of \( \text{Reg}_0 \), which is a contradiction.

The case that \( W_r \) wrote \( W \) is essentially symmetric; the preceding argument works mutatis mutandis. Therefore, there are no *-actions of writes between \( T_w \) and \( T_0 \). □

### 7.3 Reads of Impotent Writes

**Step 3** Let \( \gamma_3 \) be \( \gamma_2 \) with a *-action for each read \( R \) of an impotent write \( W_0 \) inserted immediately after the *-action of \( W_0 \).
It is not immediately obvious that this is a legitimate assignment of \( \ast \)-actions. Consider the scenario of Figure 4, in which the \( \ast \)-action of \( W_0 \) precedes the start of \( R \). Fortunately, this scenario is impossible.

**Lemma 4** If \( R \) is a read of an impotent write \( W_0 \), then the \( \ast \)-action of \( W_0 \) occurs within the interval of \( R \).

**Proof:** Let \( R_d \) be the reader of \( R \), and \( T_0 \), \( T_1 \), and \( T_2 \) the times of its real actions. By symmetry assume that \( W_0 \) performed \( W_0 \). Let \( W_1 \) be the prefinisher of \( W_0 \). Let \( T_{s0} \) and \( T_{s1} \) be the times in \( \gamma_2 \) of the \( \ast \)-actions of these simulated writes. By construction, \( T_0 < T_{s0} < T_2 \) and \( T_{s0} < T_{s1} \). Furthermore, there are no actions in \( \gamma_2 \) between \( T_{s0} \) and \( T_{s1} \). We show that \( T_0 < T_{s0} < T_2 \).

Since \( R \) returns the value was written by \( W_0 \), the real read \( R_2 \) must precede the real write of \( W_0 \). The assignment of times to impotent writes places their internal actions before their real writes occur. So, \( T_{s0} < R_2 \).

We must now show \( T_0 < T_{s0} \). Suppose not; i.e., \( T_{s0} < T_0 \). Since \( T_{s0} \) and \( T_{s1} \) are consecutive, \( T_{s1} < T_0 \) as well. The five times must be ordered \( T_{s0} < T_{s1} < T_0 < T_1 < T_2 \), as shown in Figure 4.

We observe that \( W_0 \) does not change the tag bit of \( \text{Reg}_0 \). For, since \( W_1 \) is potent, the sum of the tag bits at time \( T_{s1} \) is 1. Since \( W_0 \) is impotent, the sum of the tag bits at \( T_{s0} \) — the time of \( W_0 \)'s real write — is also 1. (The only other thing the sum could be is 0, but if it were 0 then \( W_0 \) would be potent). Since the sum of the bits does not change after \( W_0 \) writes, neither does \( \text{Reg}_0 \)'s bit.

At time \( T_2 \), the reader reads the value written by \( W_0 \). Therefore, \( W_0 \) does not real-write between times \( T_{s0} \) and \( T_2 \). \( W_1 \) may write several times in this interval; however, all such writes use the same tag bit as \( W_1 \). \( \text{Reg}_0 \)'s tag bit does not change in the interval \( [T_{s0} \ldots T_2] \), and \( \text{Reg}_1 \)'s does not change in the interval \( [T_{s1} \ldots T_1] \). Let \( t_0 \), \( t_1 \) be the tag bits during this interval, which \( R_d \) reads at times \( T_0 \), \( T_1 \) respectively.

Since \( R_d \) following the protocol reads \( \text{Reg}_0 \), we have \( t_0 \oplus t_1 = 0 \). By the preceding argument from \( W_1 \)'s potency, \( t_0 \oplus t_1 = 1 \). This is absurd. This contradiction shows that \( R_0 \) precedes \( T_{s0} \); i.e., that the time assigned to \( W_0 \) is in the interval of the read \( R \). \( \Box \)

**Lemma 5** If \( R \) is a read of an impotent write \( W_0 \), then the \( \ast \)-action of \( W_0 \) in \( \gamma_3 \) precedes that of \( R \), and is the last \( \ast \)-action of any write preceding the \( \ast \)-action of \( R \).

**Proof:** Obvious. \( \Box \)

### 7.4 Reads of the Initial Value

**Lemma 6** If \( R \) is a simulated read of the initial value, consisting of real reads \( R_0 \), \( R_1 \), and \( R_2 \), then there are no real write actions by either processor in \( \gamma_3 \) preceding \( R_1 \).

**Proof:** Recall that both tag bits are initialized to 0. If \( R \) reads from \( \text{Reg}_1 \), then clearly it reads from a write by \( W_1 \) rather than the initial value. Suppose that \( R \) reads from \( \text{Reg}_0 \). If there were a real write \( W_0 \) by \( W_0 \) before \( R_2 \) (which is later than \( R_1 \)), then \( R_2 \) would return the value from \( W_0 \)'s simulated write rather than the initial value. Since there are no writes by \( W_0 \) before \( R_2 \), \( \text{Reg}_0 \)'s tag bit is constantly 0 until at least \( R_2 \). If there were a real write by \( W_1 \) before \( R_1 \), then the tag bit of \( \text{Reg}_1 \) would be set to 1, and \( R \) would have read the value written by such a write rather than the initial value. \( \Box \)

**Step 4** Let \( \delta \) be \( \gamma_3 \) with a \( \ast \)-action inserted immediately after the second real read \( (R_1 \text{ in Lemma 6}) \) of each read \( R \) reading the initial value.

### 7.5 Concluding the Proof

Let \( \epsilon \) be \( \delta \) with the real actions omitted; \( \epsilon \) is the external schedule of a particular run of the protocol with \( \ast \)-actions of the simulated register accesses inserted. By construction, each \( \ast \)-action \( R_{\ast}(v) \) or \( W_{\ast}(v) \) is between the appropriate \( R_{\text{init}} \cdot R_{\text{finish}}(v) \) or \( W_{\text{init}}(v) \cdot W_{\text{finish}} \) pair. During the construction, we were careful to be sure that each read returned the value written by the write which immediately preceded it (ordered by \( \ast \)-actions), or the initial value if no such write exists. As we have already observed, each call to the subroutines of the protocol returns; therefore, each request is eventually acknowledged. Therefore, \( \alpha \) is atomic initialized to \( v_0 \) as required. Since \( \alpha \) was chosen arbitrarily, this protocol implements an atomic register. \( \Box \)
8 Conclusions

There are several obvious ways to try to extend this algorithm to more than two writers; none of them work. A number of researchers have investigated this topic, and there are two or three proposed multi-writer atomic register protocols [VA], [PB]. It is difficult to design such protocols. As an example, we show how the natural extension of the two-writer protocol fails.

This protocol is reminiscent of Peterson's tournament protocol for mutual exclusion [PF]. Consider $N = 2^n$ writers arranged in a tournament in the same way. Divide the processors into pairs; each pair simulates a two-writer register from two real one-writer registers. Each pair of pairs then participates in the protocol, and so forth. However, this does not work. [This counterexample is due to Leslie Lamport, personal communication]

Suppose that we have four processors simulating a shared register in this scheme. With a gain of generality, we may ignore the simulation of the two-writer registers, and pretend that we are simulating a four-writer register on two real two-writer registers with the above protocol. Call the writers $W_{r00}$ and $W_{r01}$, (who share real register 0) and $W_{r10}$ and $W_{r11}$ (and share real register 1). Processor $W_{r10}$ will not participate in this example. The sequence of events is given in Figure 5.

At the start, processor $W_{r00}$ will start trying to write the value ‘x’. It will perform the real reads for its simulated write (denoted “(reads)” in the table), compute the tag bit that it will write, and go to sleep for a while. While it is asleep, $W_{r11}$ will write ‘c’; then $W_{r01}$ will write ‘d’. At this point, $W_{r11}$’s value ‘c’ is obsolete. Then $W_{r00}$ will wake up and finish its write. $W_{r11}$’s value will magically reappear in the

When $W_{r01}$ writes, the value ‘c’ becomes obsolete. When $W_{r00}$ finishes its write, ‘c’ reappears.

9 Acknowledgments

Leslie Lamport provided much helpful criticism and advice, as well as the example showing the failure of the extension of the protocol. I would like to thank Nancy Lynch, Mark Tuttle, Paul Vitányi, Jennifer Lundelius Welch, and Miller Maley, for their generous

---

**Figure 4: Timing for Read of Impotent Write (for contradiction)**

<table>
<thead>
<tr>
<th>Processor</th>
<th>Action</th>
<th>Reg0</th>
<th>Reg1</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>initial</td>
<td></td>
<td>'a',0</td>
<td>'b',0</td>
<td>'a'</td>
</tr>
<tr>
<td>$W_{r00}$</td>
<td>real reads</td>
<td>'a',0</td>
<td>'b',0</td>
<td>'a'</td>
</tr>
<tr>
<td>$W_{r11}$</td>
<td>sim. writes</td>
<td>'a',0</td>
<td>'c',1</td>
<td>'c'</td>
</tr>
<tr>
<td>$W_{r01}$</td>
<td>sim. writes</td>
<td>'d',1</td>
<td>'c',1</td>
<td>'d'</td>
</tr>
<tr>
<td>$W_{r00}$</td>
<td>real writes</td>
<td>'x',0</td>
<td>'c',1</td>
<td>'c'</td>
</tr>
</tbody>
</table>

When $W_{r01}$ writes, the value ‘c’ becomes obsolete. When $W_{r00}$ finishes its write, ‘c’ reappears.

**Figure 5: Four-Writer Counterexample**

Register.

Concurrent-access register algorithms may be of some use to other forms of concurrency control. For example, many database applications demand serializability (i.e., atomicity) of requests. Most algorithms require some form of mutual exclusion. When many processors are sharing memory, the protocols for mutual exclusion can get relatively expensive. Register protocols are an example of a form of memory communication which provides atomicity without requiring synchronization or mutual exclusion.

An atomic register may be considered an object with abstract data type $register[T]$, admitting the operations $read$ and $write(v)$, with all the operations atomic. It would be interesting to find protocols allowing more general data types, or perhaps even arbitrary abstract data types, to be shared atomically without waiting.
help and perhaps excessive patience, and the first two for the use of their I/O Automaton model.

10 References

[BP] Burns, James E. and Gary L. Peterson, “Constructing multi-reader atomic values from non-atomic values.”, Proceedings of PODC '87


[PB] G.L. Peterson and J.E. Burns, “Concurrent Reading While Writing II: The Multi-writer Case,”, distributed manuscript.
