Lower Bounds in Distributed Computing

by

Rui Fan

Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of the requirements for the degree of

Doctor of Philosophy

at the

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

February 2008

© Massachusetts Institute of Technology 2008. All rights reserved.

Certified by..... Nancy A. Lynch NEC Professor of Software Science and Engineering

Thesis Supervisor

Lower Bounds in Distributed Computing

by

Rui Fan

Submitted to the Department of Electrical Engineering and Computer Science on February 1, 2008, in partial fulfillment of the requirements for the degree of Doctor of Philosophy

Abstract

Distributed computing is the study of achieving cooperative behavior between independent computing processes with possibly conflicting goals. Distributed computing is ubiquitous in the Internet, wireless networks, multi-core and multi-processor computers, teams of mobile robots, etc. In this thesis, we study two fundamental distributed computing problems, *clock synchronization* and *mutual exclusion*. Our contributions are as follows.

- 1. We introduce the gradient clock synchronization (GCS) problem. As in traditional clock synchronization, a group of nodes in a bounded delay communication network try to synchronize their logical clocks, by reading their hardware clocks and exchanging messges. We say the distance between two nodes is the uncertainty in message delay between the nodes, and we say the clock skew between the nodes is their difference in logical clock values. GCS studies clock skew as a function of distance. We show that surprisingly, every clock synchronization algorithm exhibits some execution in which two nodes at distance one apart have $\Omega(\frac{\log D}{\log \log D})$ clock skew, where D is the maximum distance between any pair of nodes.
- 2. We present an energy efficient and fault tolerant clock synchronization algorithm suitable for wireless networks. The algorithm synchronizes nodes to each other, as well as to real time. It satisfies a relaxed gradient property. That is, it guarantees that, using certain reasonable operating parameters, nearby nodes are well synchronized most of the time.
- 3. We study the *mutual exclusion (mutex)* problem, in which a set of processes in a shared memory system compete for exclusive access to a shared resource. We prove a tight $\Omega(n \log n)$ lower bound on the time for n processes to each access the resource once. Our novel proof technique is based on separately lower bounding the amount of information needed for solving mutex, and upper bounding the amount of information any mutex algorithm can acquire in each step.

We hope that our results offer fresh ways of looking at classical problems, and point to interesting new open problems.

Thesis Supervisor: Nancy A. Lynch Title: NEC Professor of Software Science and Engineering

Acknowledgments

My time as a graduate student has been an entirely transformative experience. For this, there are many people I need to thank.

I first thank Prof. Nancy Lynch, my advisor. Nancy welcomed me into her group, and introduced me to the richness and depth of distributed computing. Nancy also showed me that creativity and discipline are mutually reinforcing. Her interest in the limits of distributed computing became my own, and her ideas have been crucial in my research. I am very grateful to Nancy for her guidance, for sharing her wisdom and breadth of knowledge, and for her patience in allowing me to explore.

I also want to thank the many other people I have worked and discussed research ideas with, including James Aspnes, Indraneel Chakraborty, Gregory Chockler, Murat Demirbas, Shlomi Dolev, Ted Herman, Rachid Guerraoui, Idit Keidar, Achour Mostefaoui, Elad Schiller, Alex Shvartsman, and many of the people mentioned later. I thank my committee members, Prof. Faith Ellen and Prof. Piotr Indyk for their help on my thesis, and for their insightful comments and advice.

I thank Joanne Hanley, Be Blackburn and Marilyn Pierce for helping me stay organized and on track.

I am fortunate to have met some especially interesting and talented fellow students. I give a big thanks to Sayan Mitra, Tina Nolte, Calvin Newport and Dah-Yoh Lim for broadening my mind to new ideas, and also for their terrific company. I thank Seth Gilbert, Roger Khazan, Carl Livadas, Victor Luchangco, Shinya Umeno, David Huynh and Vineet Sinha for many stimulating conversations and fun experiences.

Finally, I thank my parents, Shu Zhang and Tailin Fan. Whatever difficulties I have encountered as a student makes me appreciate all the more their extraordinary perseverance against fate in obtaining their own doctorates, and the tremendous sacrifices they have made for me throughout my life. The values they have given me lie at my core. Without their love, support and belief, today would not be possible. To my mother and father.

Contents

1 Introduction						
	1.1	Lower Bound for Clock Synchronization	11			
	1.2	Lower Bound for Mutual Exclusion	12			
	1.3	A Clock Synchronization Algorithm	13			
	1.4	Outline of the Thesis	13			
2	Gradient Clock Synchronization					
	2.1	Introduction	14			
	2.2	Relation to Previous Work	16			
	2.3	Model of Computation	18			
		2.3.1 Timed Input/Output Automata	18			
		2.3.2 Model of the Algorithm	19			
		2.3.3 Model of the Adversary	20			
		2.3.4 Properties of Executions	21			
	2.4	Gradient Clock Synchronization	23			
	2.5	A Lower Bound on Gradient Clock Synchronization	24			
	2.6	Add Skew Lemma	25			
	2.7	Bounded Increase Lemma	38			
	2.8	The Main Theorem	43			
3	AC	Clock Synchronization Algorithm	52			
	3.1	Introduction	52			
	3.2 Comparison to Chapter 2		53			
	3.3	Related Work	54			
	3.4	System Model	55			
		3.4.1 Nodes	55			
		3.4.2 Communication Network	56			
		3.4.3 GPS Service	57			

		3.4.4 Stability
	3.5	Problem Specification
		3.5.1 External Accuracy of $Synch$
		3.5.2 Gradient Accuracy of $Synch$
	3.6	The Algorithm
		3.6.1 Preliminaries
		3.6.2 Algorithm Description
	3.7	Basic Properties of Synch
	3.8	Proof of External Accuracy of $Synch$
	3.9	Proof of Gradient Accuracy of Synch
4	Mut	ual Exclusion 78
	4.1	Introduction $\ldots \ldots \ldots$
	4.2	Related Work
	4.3	Model
		4.3.1 The Shared Memory Framework
		4.3.2 The Mutual Exclusion Problem
		4.3.3 The State Change Cost Model
	4.4	Overview of the Lower Bound
	4.5	The Construction Step
		4.5.1 Preliminary Definitions
		4.5.2 The Construct Algorithm
	4.6	Correctness Properties of the Construction
		4.6.1 Notation $\ldots \ldots \ldots$
		4.6.2 Outline of Properties
		4.6.3 Basic Properties of CONSTRUCT
		4.6.4 Main Properties of CONSTRUCT
		4.6.5 Main Theorems for CONSTRUCT
	4.7	Additional Properties of CONSTRUCT
		4.7.1 Notation
		4.7.2 Properties for the Encoding
		4.7.3 Properties for the Decoding
	4.8	The Encoding Step
	4.9	Correctness Properties of the Encoding
	4.10	The Decoding Step
	4.11	Correctness Properties of the Decoding
	4.12	A Lower Bound on the Cost of Canonical Runs

5	Conclusions						
	5.1	Future	e Work	164			
		5.1.1	Clock Synchronization	164			
		5.1.2	Mutual Exclusion	166			

List of Figures

2-1	The hardware clock rates of nodes $1, \ldots, D$ in execution β . Thick lines represents the	
	time interval during which a node has hardware clock rate γ . Node $k + 1$ runs at rate	
	γ for $\frac{\mu}{\gamma}$ time longer than node k, for $k = i, \ldots, j - 1, \ldots, \ldots, \ldots, \ldots$	29
2-2	Node k_1 sends a message to node $k_2 > k_1$. The delay of the message is $\frac{k_2-k_1}{2}$ in	
	execution α , and is within $\left[\frac{k_2-k_1}{4}, \frac{3(k_2-k_1)}{4}\right]$ in execution β . Note that the hardware	
	clocks of nodes k_1 and k_2 are running at rate γ during the time interval represented	
	by the thick lines	35
3-1	The constants, signature and states of clock synchronization automaton C_i	59
01	The constants, signature and states of clock synchronization automation e_i	00
3-2	States and transitions of clock synchronization node C_i of $Synch$	62
4-1	Summary of the notation in this chapter and the location of their definitions	90
4-2	The types and meanings of variables used in CONSTRUCT and GENERATE	96
4-3	Input and output types of procedures in Figure 4-4. We write "p.o." for partial order.	96
4-4	Stage i of the construction step	97
4-5	Encoding M and \leq as a string E_{π}	154
4-6	The types and meanings of variables used in Decode	156
4-7	Decoding $E = E_{\pi}$ to produce a linearization of (M, \preceq)	157

Chapter 1

Introduction

As Alice walked down the street one day, she saw Bob coming from the other way. To avoid Bob, Alice stepped to her left. At the same time, Bob stepped to his right. Again to avoid Bob, Alice stepped to her right, but Bob stepped to his left at the same time. Alice then decided to pause, to let Bob pass. But this time, Bob stood still as well. In the real world, Alice and Bob eventually pass each other. In the mathematical world, Alice and Bob may block each other forever. The latter is an example of an *impossibility result* in *distributed computing*. Distributed computing is the study of making independent computing processes cooperate. In this thesis, we study limitations to this cooperation for two fundamental problems, *clock synchronization* and *mutual exclusion*.

In clock synchronization, a set of processes are each equipped with a clock, running perhaps faster or slower than the rate of real time. By reading its own clock and by communicating with the others, each process computes a virtual *logical clock*. The goal of clock synchronization is to ensure that the logical clocks of different processes match as closely as possible.

In mutual exclusion, a set of processes try to access a shared resource. The processes may be threads of an operating system, and the resource may be a lock on a data structure. The requirements are that no two processes access the resource at the same time, and that some process can access the resource when the resource is free. The goal is to minimize the amount of time for all the processes that want to access the resource to do so.

To solve either of these problems, processes need to communicate with each other. The usual models of communication for the two problems are different. In clock synchronization, processes pass *messages* to each other along communication *channels*. A channel might be a physical link connecting some processes, or a virtual medium such as radio broadcast. We assume that any message sent through a channel eventually reaches the recipient. However, we can place different bounds on the amount of time it takes a message to travel through a channel. As we will see later, it is not the absolute magnitude of this message delay that is important, but rather, the amount of

possible variation in the delay. That is, it is possible to achieve tighter clock synchronization over a channel that always takes one minute to deliver a message, than it is over a channel that sometimes take one second to deliver a message, and sometimes delivers a message instantaneously. In mutual exclusion, processes communicate with each other using *shared memory*, which is a set of objects that all the processes can access. Shared memory objects may have different types. For example, *registers* allow a process to write a value, and other processes to later read that value. If several processes write to a register at the same time, the register nondeterministically retains one of the values. A *fetch-and-increment (F&I)* object allows one operation, F&I, which returns the current value of the object, then increments it. Many other types of shared memory objects are possible, and the types of the objects have a strong effect on the kinds of problems that processes can solve, and the efficiency of the solutions.

A distributed *algorithm* consists of the independent algorithms of all the processes. An *execution* of a distributed algorithm takes place under the control of an *adversary*. We will assume an *asyn*chronous model of computation. In this model, the powers of the adversary are related to control over the speed of execution of the processes, and control over the communication medium. In the clock synchronization problem, an adversary can control the rate of increase of the clock of each process, within some bounds. For example, the adversary can make process p's clock run fast and process q's clock run slow for now, then later make q's clock fast and p's clock slow. The adversary can also control the delay of each message, within the bounds on its variation. For example, if the message delay from p to q is at most one minute, then the adversary can make the first message from p to q take one minute, the second message be instantaneous, and the third message take 30 seconds. In the mutual exclusion problem, the adversary can control the *order* in which processes take steps. For example, the adversary can let p take two steps for every step q takes for now, then later let q take four steps for every step by p. The only constraint is that no process can take an infinite number of steps, while another process does not take any. The way in which an adversary chooses how it wants to control the speed and communication of the processes is based on the knowledge that the adversary has about the processes. In this thesis, we assume an *omniscient* adversary. This adversary knows the state of each process at any time, and knows the next step that the process will take from this state.

Given the capabilities of the processes, the communication medium and the adversary, many distributed computing problems are not possible, or are costly, to solve. For example, the confrontation between Alice and Bob described at the beginning of the chapter can be modeled by the *consensus* problem, which was shown to have no fault tolerant solution in the groundbreaking paper by Fischer, Lynch and Paterson [17]. Intuitively, this can be seen by the circularity in reasoning that Alice and Bob must engage in. Alice will step aside, unless Bob will too, and Bob will step aside unless Alice will too.

1.1 Lower Bound for Clock Synchronization

For the clock synchronization and mutual exclusion problems, lower bounds arise for other reasons. Our clock synchronization lower bound, described in Chapter 2, can be seen as a (considerable) elaboration of the following situation. Suppose processes p and q are trying to synchronize their logical clocks, and p and q communicate over a message channel with a delay of at most one minute. At 12:01 on p's clock, p receives a message m from q saying it is 12:00 on q's clock. What time should p set its logical clock to? Suppose first that p sets its clock to the time indicated in q's message, 12:00. Then, if the delay on m was one minute, it would be presently 12:01 on q's clock, so that p and q's logical clocks would differ by one minute. If p keeps its clock at 12:01, then, if m was delivered instantaneously, q's clock to 12:00:30, then no matter what the delay on m was, p and q's clocks differ by at most 30 seconds. From this, we can see that the worst case difference in the logical clock values of p and q, for any synchronization algorithm used by p and q, is at least half of the variation in their message delay. This example is an illustration of the *shifting* technique used in the seminal lower bound on clock synchronization by Lundelius and Lynch [27].

In Chapter 2, we introduce the gradient clock synchronization problem. Here, an entire network of nodes simultaneously try to synchronize their logical clocks to each other. Call the variation in message delay between any pair of nodes the *distance* between the nodes, and call the difference between the logical clock values of two nodes the *clock skew* between the nodes. Then the "gradient" in the problem's name refers to the fact that each node tries to bound its clock skew with the other nodes as a function of its distance to those nodes. Let the *diameter* D of the network be the maximum distance between any pair of nodes in the network. Unlike the case with two nodes that are distance d apart, where it is possible to ensure the skew between the nodes is always O(d), we show that in a network of diameter D, in which there exist pairs of nodes at all distances $1, 2, \ldots, D$, there exists for any $d \in 1..D$ an execution in which a pair of nodes distance d apart have $\Omega(d \frac{\log(D/d)}{\log\log(D/d)})$ clock skew in some execution. Our lower bound is based on a variation of the shifting technique called *scaling* [10]. We use scaling to show that we can increase the clock skew between nodes in a region of the network. Then, we use the gradient requirement to show that the skew in this region cannot decrease too quickly. Essentially, this is because the skew in the region is *conserved* for some amount of time. For example, if we have three nodes p, q and r, with q lying between p and r, then no matter how q changes its logical clock value, the sum of its clock skews to p and r remains the same. Since the skew in the region does not decrease quickly, we can again use scaling to increase the skew, in a subregion of the original region. By repeating this multiple times, we obtain our lower bound.

1.2 Lower Bound for Mutual Exclusion

In Chapter 4, we prove a lower bound on the time required to solve mutual exclusion. We show that if a set of n processes all want to access a shared resource, then the processes need to perform $\Omega(n \log n)$ register operations in some execution, no matter what algorithm the processes use. The basic idea behind this lower bound is to compare the *need* and the *cost* for the processes to acquire *information.* We will say that a process is *trying* if it wants to access the resource. One of the requirements of mutual exclusion is that any trying process will access the resource if there are no other trying processes. A process p may erroneously believe that it is the only trying process. This may happen, for example, if the adversary let p take all its steps ahead of the other processes; in this case, all the values in the registers that p reads were written by p, and so p has no evidence that any other trying processes exist. When p erroneously believes it is alone, all the other trying processes must allow p to access the resource first, because otherwise p and another process can access the resource at the same time. We say that the other processes wait for p. A process q that waits for pmay also erroneously believe that it is the only trying process besides p. In this case, after p finishes accessing the resource, q will. Thus, any other trying process must wait for both p and q to finish their accesses first. Yet another process r may see p and q as the only waiting processes, in which cases all other trying processes must wait for p, q and r, etc. From this, we see that in order to ensure processes access the resource one at a time, it is necessary for the "waits for" ordering to contain a directed chain over all the trying processes.

Given a set of n trying processes, a directed n-chain on the processes takes $\Omega(n \log n)$ bits to specify. To prove our lower bound on the number of operations needed for n processes to solve mutual exclusion, we construct an adversarial execution in which it takes any algorithm k operations to obtain O(k) bits of information about the chain. Underlying this construction is the idea of the "bandwidth" supported by a register. We call the next step that a process is about to perform in an execution its *pending* step. We think of a set of processes that are pending to write to a register as trying to communicate with processes who will later read the register. That is, we think of the register as a communication medium. We say that the bandwidth of a register is one, because if more than one process is pending to write to the register, then by ordering the writes consecutively in an execution, the adversary ensures that the final write operation overwrites the values of the other writes, so that all but one of the values being communicated is lost. Thus, it is futile for an algorithm to attempt more than one pending write on a register at a time. Notice that other shared memory objects, such as F&I, may have greater bandwidth, because several pending operations on the object do not overwrite each other. The idea of scheduling writes on registers to overwrite each other was used in the *covering* arguments in the seminal paper on the *memory* requirements for mutual exclusion by Burns and Lynch [8].

Suppose now that there is a register with one pending write by a process w, and r pending reads,

by a set of processes R. The cost of the operations by w and R is r + 1. We claim that these operations produce $\log_2(r+1)$ bits of information for the algorithm. Indeed, after the reads, every process in R know about w, or alternatively, w is ordered before every element in R in the waits-for ordering. Out of all n! possible orderings on n elements, exactly $\frac{1}{r+1}$ fraction of these order w ahead of all the elements in R. Thus, the operations by w and R reveal $\log_2(r+1)$ bits of information, because they reduce the set of orderings between w and the elements in R by a factor of r+1. From this, we see that it takes an algorithm k operations to obtain O(k) bits of information. Hence, to gather the $\Omega(n \log n)$ bits of information specifying the waits-for relation on all n the processes, the algorithm must perform $\Omega(n \log n)$ operations.

1.3 A Clock Synchronization Algorithm

In addition to the lower bounds we prove in Chapters 2 and 4, we present in Chapter 3 a clock synchronization algorithm designed for the important emerging medium of wireless networks. Clock synchronization is used as a *service* for a number of higher level wireless applications, such as TDMA, sensor and security applications. These applications often require a clock synchronization algorithm to be energy efficient, fault tolerant, and satisfy a gradient property. The algorithm we present addresses these needs using a "follow the leader" approach, in which nodes periodically set their clocks to the highest clock value in the network. In addition, nodes can adjust their clocks to real time using periodic GPS inputs. Our algorithm is naturally fault tolerant, since the failure of the leader, *i.e.*, the node with the highest clock value, automatically promotes the node with the next highest clock value to be leader. The algorithm is also energy efficient, because nodes only synchronize periodically, and suppress duplicate or redundant synchronization messages. Finally, our algorithm satisfies a *relaxed* form of the gradient property. In particular, in executions in which node failures and recoveries eventually stop, we show that when two nodes have, roughly speaking, received the same synchronization information, then their clock skew is bounded by a linear function of their distance and the resynchronization period. We argue that in practice, this situation is likely to occur. This property does not contradict the lower bound we proved in Chapter 2, because there are several differences in the system models and problem specifications assumed in the two chapters.

1.4 Outline of the Thesis

The remainder of this thesis is organized as follows. In Chapter 2, we introduce the gradient clock synchronization problem and prove a lower bound on its solvability. In Chapter 3, we present a clock synchronization algorithm adapted for wireless networks. In Chapter 4, we prove a lower bound on the cost of mutual exclusion. Finally, in Chapter 5, we take stock of the results in this thesis, and outline some open questions and directions for future research.

Chapter 2

Gradient Clock Synchronization

2.1 Introduction

The distributed clock synchronization problem is defined as follows. A set of nodes communicate over a reliable network with bounded message delay. Each node is equipped with a hardware clock with bounded drift, that is, a timer running at roughly, but possibly not exactly, the rate of real time. Each node continuously computes *logical clock* values based on its hardware clock, and on messages exchanged with other nodes. The goal is to synchronize the nodes' logical clocks as closely as possible. To rule out trivial algorithms, the logical clocks must satisfy some validity conditions, for example, that they remain close to real time. This problem has been the subject of extensive research. Previous work in the area has focused on minimizing the clock skew between nodes and minimizing the amount of communication used by the synchronization algorithm [35, 11], on tolerating various types of failures of the nodes and the network [24, 35], and on proving lower bound results about clock skew and communication costs [27, 20, 32, 31]. Recent work on clock synchronization has also focused on efficient and fault tolerant clock synchronization algorithms (CSA for short) in new network domains such as wireless and ad-hoc networks [11, 36]. In this chapter, we introduce a new aspect in the study of clock synchronization, which we call the *gradient property*. We define the distance between two nodes to be the uncertainty in message delay between the nodes. Informally, the gradient property requires that the skew between two nodes forms a gradient with respect to the distance between the nodes. That is, nearby nodes should be closely synchronized, while faraway nodes may be more loosely synchronized.

We first contrast gradient clock synchronization with earlier work on clock synchronization [27, 35]. Let D be the diameter of the network, *i.e.*, the largest message uncertainty between any pair of nodes in the network. One can show by adapting the scaling techniques of [10] that for any CSA, the worst case clock skew between some pair of nodes in the network is $\Omega(D)$. Many CSAs (e.g.,

[35]) achieve a worst case skew of $\Theta(D)$. However, these CSAs allow $\Theta(D)$ skew between any two nodes. In particular, there exist executions of these algorithms in which a pair of nodes at O(1)distance from each other have $\Theta(D)$ skew. Thus, these CSAs do not satisfy the gradient property, because nearby nodes are not always well synchronized.

We now discuss some motivation for studying the gradient property. In many highly decentralized networks, such as sensor and ad-hoc networks, applications are *local* in nature. That is, only nearby nodes in the network need to cooperate to perform some task, and nodes that are far away interact much less frequently. Hence, only nearby nodes need to have highly synchronized clocks. As nodes get farther apart, they can tolerate greater clock skew. Thus, for these applications, the maximum acceptable clock skew between two nodes forms a gradient in their distance.

As an example, consider first the *data fusion* [33] problem in a sensor network. A group of distributed sensors collect data, then try to aggregate their data at one node to perform some signal processing on it. In order to conserve energy, the sensors form a communication tree. Starting from the leaves, each sensor sends its data to its parent sensor. When a parent sensor has received data from all its children, it "fuses" the data, that is, constructs a summary representation of the data, and sends the summary to its own parent. Since sensors typically measure real-world phenomena, times are associated with the sensor measurements. When fusing data, the children of a parent node must synchronize their clocks, so that the times of their readings are consistent and a fused reading will make sense. Hence, nearby nodes, which may be children of the same parent, need to have well synchronized clocks, while faraway nodes may be allowed to have more poorly synchronized clocks. Existing clock synchronization algorithms would not suffice for data fusion, since they fail to guarantee that nearby nodes are always well synchronized, and a distance-dependent gradient clock synchronization is needed.

Next, consider the *target tracking* problem in a sensor network. Suppose two sensor nodes want to measure the speed of an object. Each node records the time when the object crosses within its vicinity. Then the nodes exchange their time readings, and compute t, the difference in their readings. The amount of error in t is related to the clock skew between the nodes. The object's velocity is computed as $v = \frac{d}{t}$, where d is the known Euclidean distance between the nodes. Suppose the nodes do not need to compute v exactly, but only to an accuracy of 1%. Since $v = \frac{d}{t}$, then the larger the Euclidean distance is between the nodes, the more error is acceptable in t, while still computing v to 1% accuracy. Thus, the acceptable clock skew of the nodes forms a gradient¹.

What kind of gradient can be achieved by a clock synchronization algorithm? When the network consists of two nodes at distance d from each other, the smallest possible worst-case clock skew between the nodes is O(d). If there are more nodes, arranged in an arbitrary topology, is there a

¹Note that here we are assuming the Euclidean distance between two nodes corresponds to the uncertainty in their message delay. This is the case if, for example, there are multiple network hops between the nodes, with the number of hops proportional to the Euclidean distance between the nodes.

synchronization algorithm that ensures that the clock skew between all pairs of nodes is linear in their distance at all times? We show that no such algorithm exists. Our main result, stated in Theorem 2.5.2, is that given a sufficiently large D, for any clock synchronization algorithm, there exists an execution in which two nodes that are distance $d \in [1, D]$ apart have $\Omega(d \log_z(\frac{D}{d}))$ clock skew, where z is the number such that $z^z = D$. An implication of this result is that an application such as TDMA [25] that requires a fixed maximum skew between nearby nodes cannot scale beyond networks of a certain diameter. We conjecture that our lower bound is nearly tight, and that there exist CSAs that ensure that distance d nodes always have $O(d \log(\frac{D}{d}))$ clock skew.

The rest of this chapter is organized as follows. Section 2.2 describes previous work on clock synchronization and its relation to our work. Section 2.3 defines our model for clock synchronization, and Section 2.4 formally defines the gradient clock synchronization problem. We state our main lower bound and give an overview of its proof in Section 2.5. We prove two lemmas in Sections 2.6 and 2.7, and then prove the GCS lower bound in Section 2.8.

The results presented in this chapter have appeared earlier in [13] and [14].

2.2 Relation to Previous Work

To our knowledge, this work is the first theoretical study of gradient clock synchronization and lower bounds for the problem. Many other lower bounds have been proven for clock synchronization. The two most important parameters in these lower bounds are the uncertainty in message delay, and the rate of clock drift².

Lundelius and Lynch [27] proved that in a complete network of n nodes where the distance between each pair of nodes is d, nodes cannot synchronize their clocks to closer than $d(1-\frac{1}{n})$. They also gave a matching upper bound. Halpern *et al* [20] and Biaz and Welch [7] extended the previous result to more general graphs, and gave algorithms that match or nearly match their lower bounds. These papers all assume nodes have perfect (non-drifting) clocks.

Dolev, Halpern and Strong [10] proved lower bounds on clock synchronization in the presence of drifting hardware clocks, initially synchronized logical clocks, and Byzantine failures. They introduced a *scaling* technique, similar in spirit to the *shifting* technique of [27], that can produce executions with large clock skew. Our lower bound proof can be seen as an iterated form of the scaling technique, along with other techniques.

Srikanth and Toueg [35] gave an optimal clock synchronization algorithm, where optimal means that the skew of a node's logical clock from real time is as small as possible, given the hardware clock drift of the node. Their algorithm ensures that any pair of nodes have O(D) clock skew, where D is

²The clock drift rate is defined as a constant $0 \le \rho < 1$, such that at all times, the rate of increase of each node's hardware clock lies within the interval $[1 - \rho, 1 + \rho]$. Our lower bound only holds when clock drift is positive. Thus, for the remainder of this chapter, we will assume that $\rho > 0$.

the diameter of the network. However, it does not guarantee a gradient in the clock skew, because even nodes that are O(1) distance apart can have O(D) skew. We now explain how this can happen, using a simplified version of the algorithm in [35], which nevertheless illustrates the main reason why [35] violates the gradient property. Intuitively, the reason is that a node's logical clock value is allowed to suddenly "jump" to a much higher value, without coordinating with neighboring nodes. The simple algorithm works as follows. Nodes periodically broadcast their logical clock values, and any node receiving a value sets its logical clock value to be the larger of its own clock value and the received value. Now, consider an execution consisting of three nodes x, y and z, arranged in a line topology. Let the distance between x and y be X, for some constant $X \gg 1$, let the distance between y and z be 1, and let the distance between x and z be X + 1. By making the message delay X between x and y and 1 between y and z, and by making x's hardware clock rate higher than y's, which is in turn higher than z's, we can create an execution in which x's clock is X higher than y's clock, which in turn is 1 higher than z's clock. Now, we extend this execution by changing all future message delays between x and y to be 0, but keeping the delay between y and z at 1. Then, when y receives a message from x, y will realize its clock is X lower than x's clock, and so y will increase its clock by X. However, because the message delay between y and z is still 1, z receives x's message one second later than y does. Thus, there is a one second interval during which y has increased its clock by X, but z has not increased its clock. During this one second interval, y's clock is X + 1 higher than z's clock, even though y and z have distance 1. Thus, this execution violates the gradient property.

Recently, Meier and Thiele [28] extended our work and showed a lower bound on gradient clock synchronization in a different communication model. While our communication model has nonzero uncertainty for message delays and allows nodes to communicate arbitrarily, Meier and Thiele's model has zero message delay uncertainty, but, roughly speaking, only allows nodes to communicate once every R time, where R > 0 is some parameter³. This model is intended to capture certain characteristics of radio networks. Using techniques based on ours, [28] shows that for any CSA, there exist neighboring nodes that have $\Omega(R \frac{\log n}{\log \log n})$ skew, where n is the number of nodes in the network. The number of nodes n in [28] is analogous to the diameter D in this chapter, so the lower bound in [28] is similar to ours.

Also recently, Locher and Wattenhofer [26] discovered a clock synchronization algorithm in which a pair of distance d nodes have $O(d + \sqrt{D})$ clock skew in all executions. Their algorithm is based on letting clock values catch up to each other in $O(\sqrt{D})$ increments. In addition, their algorithm is *oblivious*. It only requires a node to store the last clock value from each of its neighbors, not of the entire history of messages sent. An interesting open problem is to improve this algorithm so that it more closely matches our lower bound, or possibly to prove a tighter lower bound.

 $^{^{3}}$ [28] uses the variable d instead of R. We use R since d has a different meaning in this chapter.

2.3 Model of Computation

A distributed computation can be thought of as a repeated game between an algorithm and an adversary, in which the two parties take turns moving. Each party has certain "powers" to allow it to "foil" the other. In this section, we describe the powers of the algorithm and the adversary, and state some properties of distributed computations. We begin by describing the TIOA framework [22], which underlies our model of computation.

2.3.1 Timed Input/Output Automata

We give an overview of the TIOA modeling framework; please see [22] for additional details. Each TIOA is an automaton with internal *state* variables, and *actions* (also called *events*) and *trajectories* that change its state. Let C be a TIOA, and let S be the set of all states of C. An action of C may cause a change to C's state. A trajectory is a mapping from some interval $[0, t] \subseteq \mathbb{R}^{\geq 0}$ to S, representing the continuous evolution of C's state during the time interval [0, t]. Given a trajectory with domain [0, t], we define the *duration* of τ , written $\ell(\tau)$, to be t. In the remainder of this chapter, we will use $\sigma, \sigma', \sigma_1$, etc. to denote actions, and τ, τ', τ_1 , etc. to denote trajectories. Several TIOA may be *composed* to obtain another TIOA. Roughly speaking, if C is the composition of a set of automata C, then the state set of C is the cartesian product of the state sets of the automata in C, and input and output actions of automata in C with the same name are identified. Please see [22] for additional details on the composition operation.

An execution α of a TIOA C is a sequence of the form $\alpha = \tau_0 \sigma_1 \tau_1 \sigma_2 \tau_2 \dots$ This means that C starts in initial state $\tau_0(0)$, then evolves according to τ_0 during the real time interval $[0, \ell(\tau_0)]$, then follows the transition in σ_1 at time $\ell(\tau_0)$, then evolves according to τ_1 during the time interval $[\ell(\tau_0), \ell(\tau_0) + \ell(\tau_1)]$, then follows the transition in σ_2 at time $\ell(\tau_0) + \ell(\tau_1)$, etc. Note that more than one state change can occur at the same real time. We say a state occurrence is the occurrence of a state in an execution. A prefix of α is a sequence $\beta = \tau_0 \sigma_1 \tau_1 \dots \sigma_k \tau'_k$, where τ'_k is a mapping from $[0, t'_k]$ to the state set of C, and where $t'_k \leq \ell(\tau_k)$.

Let A be a set of actions, and let V be a set of state variables. Then an (A, V)-sequence is any alternating sequence of actions and trajectories, where each action in the sequence belongs to A, and the variables in each trajectory belong to V. Note that (A, V)-sequences generalize the notion of executions. Let A' be a set of actions, and let V' be a set of variables. Then the (A', V')-restriction of an (A, V)-sequence α , denoted by $\alpha \lceil (A', V')$, is obtained by first projecting all trajectories of α to the variables in V', the removing the actions not in A', and finally concatenating all adjacent trajectories. Suppose C is a TIOA with action set A'' and state variables set V''. Then we write $\alpha \lceil C$ for the (A'', V'')-restriction of α . That is, $\alpha \lceil C$ is a subsequence of α consisting only of the actions of C, and the restriction of each trajectory in α to the variables of C.

The following paragraph contains definitions related to TIOA that we define for this thesis. They may be undefined or defined using slightly different terminology in the standard TIOA model [22]. Given a trajectory τ , a variable v and a time $t \in [0, \ell(\tau)]$, we denote the value of v at time t in τ by $\tau(t).v$. Given an (A, V)-sequence $\alpha = \tau_0 \sigma_1 \tau_1 \dots \sigma_n \tau_n$, we say the *duration* of α is $\ell(\alpha) = \sum_{i=0}^n \ell(\tau_i)$. Given a time t, we say t is contained in τ_k of α if $t \in [\sum_{i=0}^{k-1} \ell(\tau_i), \sum_{i=0}^k \ell(\tau_i)]$. Suppose a variable v is not modified by any action in α . Then v has a well-defined value at any time instant t in α , which we denote by $v^{\alpha}(t)$. More precisely, if we define $k \in \mathbb{N}$ such that t is contained in τ_k , then $v^{\alpha}(t) = \tau_k(t - \sum_{i=1}^{k-1} \ell(\tau_i))$. If v is modified by some actions of α , then we define $v^{\alpha}(t)$ similarly, except that we take the value of v before all actions at time t. For any event σ in α , we say the time (or sometimes time of occurrence) of σ , written $T_{\alpha}(\sigma)$, is the real time at which σ occurs; in particular, this is equal to the sum of the durations of all the trajectories preceding σ in α . Let $I = [t_0, t_1] \subseteq \mathbb{R}^{\geq 0}$. Then a time interval I of α , written as $\alpha(I)$, is a portion of α including all trajectories and events whose time of occurrence lie within $[t_0, t_1]$. If t_1 occurs in the middle of a trajectory τ , then we include only the part of τ up to time t_1 .

2.3.2 Model of the Algorithm

A communication network is modeled by a complete weighted, directed graph. For every $i, j \in V$, $i \neq j$, let $0 \leq d_{i,j} < \infty$ be the weight of edge (i, j). We assume that $d_{i,j} = d_{j,i}$, for all $i, j \in V$. As a convention, we assume $d_{i,i} = 0$, for all $i \in V$. Each edge (i, j) is associated with a channel automatom $chan_{i,j}$. Let \mathcal{M} be an arbitrary set, representing the set of messages that can be sent in the network. For every $m \in \mathcal{M}$, we assume $chan_{i,j}$ has input action $send_{i,j}(m)$, and output action $recv_{i,j}(m)$. We assume that in every execution, if $send_{i,j}(m)$ occurs at real time t, then $recv_{i,j}(m)$ occurs some time within the time interval $[t, t + d_{i,j}]$. Note that this means that the channels are reliable. We call $d_{i,j}$ the message delay uncertainty between vertices i and j. We define $diam(G) = \max_{i,j \in V} d_{i,j}$ to be the diameter of G. Our lower bound can be expressed in terms of the ratio of the diameter of G to the minimum nonzero distance in G. For simplicity, we avoid this explicit ratio, and normalize the network so that $\min_{i,j \in V} d_{i,j} = 1$. Lastly, we assume that any channel does not duplicate any messages, and delivers only messages that are sent. A channel is allowed to reorder messages.

For the remainder of the chapter, fix a constant $\rho \in (0,1)$. Let G = (V, E) be a network. A clock synchronization algorithm for G (CSA for G) is an algorithm \mathcal{A} that associates a clock synchronization automaton C_i to each $i \in V$. C_i is a timed I/O automaton with the following properties.

1. C_i has one continuous state variable H_i , which we call its hardware clock value. H_i has initial value 0, and is strictly increasing in any trajectory. C_i contains a derived variable L_i , that is defined as a function of its state. We call L_i the logical clock value of C_i . We write the values

of H_i and L_i at time t in an execution α as $H_i^{\alpha}(t)$ and $L_i^{\alpha}(t)$, respectively. If there are any events at time t that change the value of L_i , then we define $L_i(t)$ to be the value of L_i before any such events. C_i can have an arbitrary number of other state variables.

- 2. For every $m \in \mathcal{M}$ and every $j \in V \setminus \{i\}$, C_i has output action $send_{i,j}(m)$, and input action $recv_{j,i}(m)$.
- 3. Actions of C_i do not modify H_i . In any trajectory of C_i , only H_i may change value. We assume that the H_i component in every trajectory is continuous and piecewise differentiable, and that the left derivative always exists⁴. Given a time t in an execution α , we call the left derivative of H_i at t the hardware clock rate of C_i at t, and write this as $h_i^{\alpha}(t)$. We assume that $h_i^{\alpha}(t) \in [1 - \rho, 1 + \rho]$.

In the sequel, we will always associate a clock synchronization algorithm to a network, and also associate an individual clock synchronization automaton to a node of the network. Thus, we will often refer to the clock synchronization automata as *nodes*.

Intuitively, a clock synchronization algorithm works in the following way. At any instant in time, each node is allowed to read its hardware clock value. The value that it reads, plus the set of messages the node has previously received, are encapsulated in the state of the node. Then, based on its state, the node computes its logical clock value. It is the logical clock values that the nodes are trying to synchronize. One can judge the "quality" of this synchronization in various ways, and in Section 2.4, we describe a particular way in which to judge this quality. In addition to computing its logical clock value, the node also uses its state to decide whether to send some messages to other nodes. A CSA is nonterminating. That is, the nodes run the above procedure forever, always trying to synchronize their logical clock values.

2.3.3 Model of the Adversary

While a node can compute the value of its logical clock and decide on messages to send based on the value of its hardware clock and the set of messages it has received, the node has no control over the rate at which its hardware clock is advancing, nor over the amount of time its messages take to arrive at recipient nodes. These quantities are only constrained to lie within certain numeric bounds, as described in Section 2.3.2. In fact, we think of the particular values taken by these quantities during the course of an execution as being controlled by an *adversary*. To prove a lower bound, we play the role of the adversary. Thus, for every message sent from node C_i to node C_j in graph G = (V, E), we are allowed to choose an arbitrary delay for this message within $[0, d_{i,j}]$. In addition,

⁴We assume differentiability for expositional simplicity. The assumption does not limit the generality of our lower bound, since, as described in the next section, the trajectory of H_i is under the control of the adversary.

at every instant of real time, we are allowed to choose an arbitrary value within $[1 - \rho, 1 + \rho]$ for the hardware clock rate of each node C_i .

2.3.4 Properties of Executions

Due to the power of the adversary to control hardware clock rates and message delays, a node may not be able to *distinguish* between two different executions. In such cases, the node will exhibit the same behavior in both executions. This in turn allows us to assert that the node cannot satisfy certain properties in one of the executions. In this section, we formalize these notions.

Definition 2.3.1 (Similar Executions) Let $\alpha = \tau_0 \sigma_1 \tau_1 \sigma_2 \tau_2 \dots \sigma_n \tau_n$ and $\beta = \tau'_0 \sigma'_1 \tau'_1 \sigma'_2 \tau'_2 \dots \sigma_n \tau'_n$ be two alternating sequences of trajectories and actions of a node C. Assume that τ_n and τ'_n are right-closed trajectories. Then we say α and β are similar to C, written as $\alpha \sim_C \beta$, if β satisfies the following conditions.

- 1. For every $i \in 1..n$, we have $\sigma_i = \sigma'_i$.
- 2. For every $i \in 0..n$, we have $\tau_i(0) = \tau'_i(0)$ and $\tau_i(\ell(\tau_i)) = \tau'_i(\ell(\tau'_i))$.

Thus, two (A, V)-sequences of C are similar if the initial states of both sequences are the same, the same sequence of events occur in both sequences, and the values of all variables are the same in the two sequences, before and after each event. Notice that \sim_C is an equivalence relation.

Next, we state an important Indistinguishability Principle for clock synchronization algorithms. Informally, it says that if an (A, V)-sequence is similar to a prefix of an execution of a CSA from the point of view of every node, and if the (A, V)-sequence also satisfies certain bounds on its trajectories and message delays, then the (A, V)-sequence is also an execution of the CSA. Furthermore, there is an explicit relationship between the logical clock values in the two executions.

Theorem 2.3.2 (Indistinguishability Principle) Let \mathcal{A} be a CSA for a network G. Let α be any execution of \mathcal{A} , let β be any alternating sequence of trajectories and actions, and suppose the following conditions are satisfied:

- 1. For every $i \in V$, there exists some prefix α'_i of α , such that $\alpha'_i [C_i \sim \beta [C_i]$.
- For every i ∈ V, in every trajectory of C_i in β, only the H_i components of the trajectory can change value. In addition, the H_i component of the trajectory is continuous and piecewise differentiable, the left derivative always exists, and the value of the left derivative lies in [1 − ρ, 1 + ρ].
- 3. For every $i, j \in V$, β [chan_{i,j} is an execution of chan_{i,j}.

Then β is also an execution of \mathcal{A} . Furthermore, for any $i \in V$ and any $t \in [0, \ell(\alpha)]$, if $t' \in [0, \ell(\beta)]$ is such that $H_i^{\alpha}(t) = H_i^{\beta}(t')$, then $L_i^{\alpha}(t) = L_i^{\beta}(t')$. The Indistinguishability Principle requires that β satisfy three conditions. First, for any node C_i , there is some prefix of α whose projection to C_i is similar to the projection of β on C_i . Second, in any trajectory of C_i in β , all components stay constant, except possibly the H_i component. In addition, the rate of change (computed from the left) of the H_i component is bounded between $1 - \rho$ and $1 + \rho$. Lastly, the projection of β to any channel automaton $chan_{i,j}$ gives an execution of $chan_{i,j}$. In particular, this means any message from C_i to C_j has delay within $[0, d_{i,j}]$, only messages that are sent are delivered, and no messages are duplicated. If β satisfies all three conditions, then the Indistinguishability Principle states that β is an execution of \mathcal{A} . In addition, if t and t' are two times such that the hardware clock value at t in α is also the same as C_i 's logical clock value at t in β .

In the proof of our lower bound, we will often start with an execution of a clock synchronization algorithm, then transform the execution into an (A, V)-sequence. We will use the Indistinguishability Principle to infer that the new (A, V)-sequence is also an execution of the CSA, and also use it to draw conclusions about the logical clock values in the transformed execution. We now prove the Indistinguishability Principle.

Proof of Theorem 2.3.2. Let $i \in V$. By assumption 1 of the theorem, we have $\alpha \lceil C_i \sim \beta \lceil C_i$. Since $\alpha \in execs(\mathcal{A})$, then the state transitions in $\beta \lceil C_i$ are equal to the state transitions in some execution of C_i . By assumption 2 of the theorem, the trajectories of H_i in $\beta \lceil C_i$ are equal to the trajectories of H_i in some execution of C_i . Thus, we have that $\beta \lceil C_i \in execs(C_i)$. For any $i, j \in V$, by assumption 3 of the theorem, we have $\beta \lceil chan_{i,j} \in execs(chan_{i,j})$. Thus, using Lemma 5.2.1 of [18], we have that $\beta \in execs(\mathcal{A})$.

Next, let $i \in V$, and let $t \in [0, \ell(\alpha)]$ and $t' \in [0, \ell(\beta)]$ be such that $H_i^{\alpha}(t) = H_i^{\beta}(t') \equiv H$. Write $\alpha \lceil C_i = \tau_0 \sigma_1 \tau_1 \sigma_2 \tau_2 \dots \sigma_n \tau_n$ and $\beta \lceil C_i = \tau'_0 \sigma'_1 \tau'_1 \sigma'_2 \tau'_2 \dots \sigma_n \tau'_n$. Recall that a time t is contained in a trajectory τ_k if $t \in [\sum_{i=0}^{k-1} \ell(\tau_i), \sum_{i=0}^k \ell(\tau_i)]$. Choose the minimum $k \in [0, n]$ such that t is contained in τ_k . Then τ_k occurs before any events at time t in $\alpha \lceil C_i$. Let $t_1 \in [0, \ell(\tau_k)]$ be such that $\tau_k(t_1).H_i = H$. Since $\tau'_k(0) = \tau_k(0)$ and $\tau'_k(\ell(\tau'_k)) = \tau_k(\ell(\tau_k))$ by condition 2 of Definition 2.3.1, there exists $t'_1 \in [0, \ell(\tau'_k)]$ such that $\tau'_k(t'_1).H_i = H$. We have the following.

Claim 2.3.3 τ'_k is the first trajectory among $\tau'_0, \tau'_1, \tau'_2, \ldots, \tau'_n$ to contain t'.

Proof. Suppose for contradiction that there exists k' < k such that $\tau'_{k'}$ contains t'. Since H_i^β is increasing, we have $\tau'_{k'}(\ell(\tau'_{k'})).H_i \geq H$. Then by condition 2 of Definition 2.3.1, we have $\tau_{k'}(\ell(\tau_{k'})).H_i \geq H$. Thus, again by condition 2, and the monotonicity of H_i^α , we have $t \leq \sum_{j=0}^{k'} \ell(\tau_j)$, and t is contained in $\tau_{k'}$. But this contradicts the choice of k as the first trajectory among τ_1, \ldots, τ_n to contain t.

We have $H_i^{\beta}(t') = \tau'_k(t'_1) \cdot H_i = H_i^{\alpha}(t) = \tau_k(t_1) \cdot H_i$. Also, by condition 1 of Definition 2.3.1, the same set of events occur before τ_k in $\alpha \lceil C_i$, as occur before τ'_k in $\beta \lceil C_i$, and by condition 2 of Definition 2.3.1, the same state transition occurs after each event. Thus, we have $\tau_k(t_1) = \tau'_k(t'_1)$.

Since $L_i^{\alpha}(t)$ is defined as the value of L_i before any events at t in $\alpha \lceil C_i$, then by the choice of τ_k , we have $L_i^{\alpha}(t) = \tau_k(t_1).L_i$. Also, by Claim 2.3.3, we have $L_i^{\beta}(t') = \tau'_k(t'_1).L_i$. Thus, we have $L_i^{\alpha}(t) = L_i^{\beta}(t')$.

2.4 Gradient Clock Synchronization

In this section, we formally define the gradient clock synchronization problem. Our lower bound applies only to clock synchronization algorithms that satisfy a certain validity property, as follows.

Definition 2.4.1 (Validity Property) Let \mathcal{A} be a CSA for a network G = (V, E). Then we say \mathcal{A} is valid if for every execution α of \mathcal{A} , and for any times $t_1, t_2 \in \ell(\alpha)$ with $t_1 \leq t_2$, we have

$$\forall i \in V : L_i^{\alpha}(t_2) - L_i^{\alpha}(t_1) \ge \frac{1}{2}(t_2 - t_1).$$

This definition says that a CSA is valid if in every execution, the rate of change of the logical clock value L_i of each node C_i is at least $\frac{1}{2}$, at all times. Note that the value $\frac{1}{2}$ was chosen for expositional simplicity, and can be replaced by an arbitrary positive constant; the lower bound is linear in the particular constant chosen. One reason for requiring the validity property is that many algorithms that use clock synchronization require the clocks to not increase too slowly. For example, in a sensor net application, nodes use their logical clocks to timestamp physical events. Thus, the rate of change of the logical clocks should be at least some fixed constant, and so any CSA for this application must satisfy a condition similar to Property 2.4.1, where perhaps the value $\frac{1}{2}$ has been replaced by another constant. Many existing CSAs satisfy our validity property; for example, [35] and [11] satisfy the property. However, there are also useful CSAs that do not satisfy the property, e.g., [39] and [24]. Also, the clock synchronization algorithm we present in Chapter 3 does not satisfy this property. Our lower bound does not directly apply to those algorithms. It may be possible, however, to state a relaxed version of the validity property capturing the behavior of those algorithms, and for which a lower bound similar to ours also applies. One possible relaxation is to require that the average rate of increase of the logical clock of any node is large, over a sufficiently long period of time.

We now define the gradient property. Let G be a graph, let \mathcal{A} be a CSA for G, and let $f : \mathbb{R}^{\geq 0} \to \mathbb{R}^{\geq 0}$ be any function. Then we say that \mathcal{A} satisfies the *f*-gradient property if in any execution of \mathcal{A} , the difference between the logical clock value of C_i and C_j , $i, j \in V$, is at most $f(d_{i,j})$. Formally,

we have the following.

Definition 2.4.2 (f-Gradient CSA) Let G = (V, E) be a network, let \mathcal{A} be a CSA for G, and let $f : \mathbb{R}^{\geq 0} \to \mathbb{R}^{\geq 0}$ be any function. Then we say \mathcal{A} satisfies the f-gradient property if for every execution α of \mathcal{A} , and for every time $t \in [0, \ell(\alpha)]$, we have

$$\forall i, j \in V : |L_i^{\alpha}(t) - L_j^{\alpha}(t)| \le f(d_{i,j}).$$

We refer to the quantity $|L_i^{\alpha}(t) - L_j^{\alpha}(t)|$ as the *logical clock skew* between nodes C_i and C_j at time t. Given a CSA \mathcal{A} for a network G and a function f, we say that \mathcal{A} is an f-GCSA for G if \mathcal{A} satisfies the Validity Property and the f-Gradient Property. The goal of an f-GCSA is to minimize f.

2.5 A Lower Bound on Gradient Clock Synchronization

In this section, we state a lower bound on the size of f for any f-GCSA. We also give an overview of the proof of the theorem. We first define the following.

Definition 2.5.1 Let $x \in \mathbb{R}^{\geq 1}$. Then let elog(x) be the unique positive number such that $elog(x)^{elog(x)} = x$.

Note that $elog(x) = \Omega(\frac{\log x}{\log \log x}).$

The main result of this chapter is the following theorem.

Theorem 2.5.2 There exists a constant c_0 , such that for any sufficiently large D, there exists a graph G with diam(G) = D - 1, such that for any f-GCSA \mathcal{A} for G, we have $f(d) \ge c_0 \cdot d \cdot (\log_{elog(D)} \frac{D-1}{d} + 1)$ for every $d \in [1, D - 1]$.

Theorem 2.5.2 places a lower bound on how well nodes in some network G can synchronize with each other, as a function of their distance and the size of the network. For example, it says that $f(D-1) = \Omega(D)$. That is, there is a universal constant c_0 , such that for sufficiently large D, there is a graph G with diameter D-1, such that for any CSA \mathcal{A} for G, there exists an execution α of \mathcal{A} such that two nodes at distance D-1 from each other in G have at least $c_0(D-1)$ amount of logical clock skew, in some state of α . More surprisingly, Theorem 2.5.2 states that $f(1) = \Omega(\operatorname{elog}(D))$. This means that for any algorithm \mathcal{A} , including one in which all the nodes start with the same initial logical clock value, we can generate an execution of \mathcal{A} in which some two nodes that are only distance 1 apart have $\Omega(\operatorname{elog}(D))$ logical clock skew in the execution. This latter lower bound is considerably stronger than "traditional" lower bounds on clock synchronization. For example, it is stronger than what is implied by a direct application of scaling technique from $[10]^5$, which would only show that two nodes that are distance 1 apart have a constant amount of logical clock skew in some execution.

To prove Theorem 2.5.2, we construct explicit executions in which we adversarially control the hardware clock rates and message delays of the nodes, then use the Indistinguishability Principle to infer the amount of logical clock skew in the executions. In the remainder of this section, we give an informal explanation of how this construction works.

Given a positive integer D, let G be a network consisting of nodes C_1, \ldots, C_D . The distance between nodes C_i and C_j is |i - j|. We can think of C_1, \ldots, C_D as being laid out on a line, where "neighboring" nodes C_i and C_{i+1} , for $i \in 1..D-1$, are distance 1 apart. Thus, we refer to G as a *line* network. Let \mathcal{A} be any CSA for G. To create an execution of \mathcal{A} in which nearby nodes have large logical clock skew, we begin with an execution α of \mathcal{A} in which the hardware clock rates and delays of messages have specially chosen values. Then we gradually transform α into one with high skew, using two lemmas. The first lemma, called the Add Skew Lemma (ASL), allows us to increase the logical clock skew between certain pairs of nodes. The second lemma, called the Bounded Increase Lemma (BIL), allows us to upper bound how quickly the logical clock skew between nodes can decrease. We show that by selecting proper sets of nodes, we can make the skew between these nodes increase faster than it decreases. We will apply the ASL and BIL several times (in fact, up to $O(e\log(D))$ number of times), to produce a sequence of executions, the last of which contains two nodes that are close together, but have large logical clock skew. In the next three sections of the paper, we state and prove the Add Skew Lemma and the Bounded Increase Lemma, then show how they are combined to prove Theorem 2.5.2.

For the remainder of this paper, fix some positive integer D. Let G be the line network on nodes C_1, \ldots, C_D as described above, and let \mathcal{A} be an f-GCSA for G, for some fixed f.

2.6 Add Skew Lemma

In this section, we state and prove the Add Skew Lemma. This lemma states that given an execution α of \mathcal{A} satisfying certain conditions, there exists another execution β of \mathcal{A} such that the logical clock skew between some nodes in β is larger than their skew in α . Furthermore, β satisfies similar conditions to those satisfied by α .

 $^{^{5}}$ The paper [10] focuses on a different problem than we do. In particular, the paper proves lower bounds on clock synchronization in the presence of Byzantine processes, and does not consider the gradient property. Nevertheless, the scaling technique it uses, and the related shifting technique from [27], capture the basic reasoning behind all lower bounds on clock synchronization, including ours, and thus, is an appropriate point of comparison.

Lemma 2.6.1 (Add Skew Lemma) Let i, j be two nodes with $1 \le i < j \le D$. Let

$$\mu = \frac{1}{\rho}, \quad \gamma = 1 + \frac{\rho}{4+\rho}, \quad S \ge 0, \quad T = S + \mu(j-i), \quad T' = S + \frac{\mu}{\gamma}(j-i).$$

Let α be an execution of \mathcal{A} of duration T, and suppose the following hold:

- 1. Any message sent between any two nodes k_1 and k_2 that is received during the time interval (S,T] in α has delay $\frac{|k_1-k_2|}{2}$.
- 2. Every node has hardware clock rate 1 during the time interval (S,T] in α . That is, $\forall i \forall t \in (S,T] : h_i^{\alpha}(t) = 1$.

Then there exists an execution β of A, of duration T', such that the following are true:

- 1. $L_j^{\beta}(T') L_i^{\beta}(T') \ge L_j^{\alpha}(T) L_i^{\alpha}(T) + \frac{1}{12}(j-i).$
- 2. α and β are identical in time interval [0, S].
- 3. Any message sent between any two nodes k_1 and k_2 that is received during time interval (S, T']in β has delay within $\left[\frac{|k_1-k_2|}{4}, \frac{3|k_1-k_2|}{4}\right]$.
- 4. The hardware clock rate of any node k in time interval (S, T'] in β is within $[1, \gamma]$.

Intuitively speaking, α is a "flexible" execution. In particular, during the suffix of α in the time interval (S, T'], the message delay for any pair of nodes is always half-way between the minimum and maximum possible message delay between those nodes. Also, the hardware clock rate of every node is half-way between the minimum and maximum possible hardware clock rates for that node. The Add Skew Lemma says that whatever the difference is in the logical clock values between j and i at the end of α , we can construct another execution β of \mathcal{A} in which this difference is increased by $\frac{j-i}{12}$. β 's duration is slightly shorter than that of α , and α and β are identical up to time S. Finally, β is itself somewhat flexible. In particular, during the suffix of β in the time interval (S, T'], the message delays between nodes are between one quarter to three quarters of the maximum possible message delay, and the hardware clock rate of every node is between 1 and $\gamma < 1 + \frac{\rho}{4}$.

Proof. The basic idea is to make β a nonuniformly "scaled" version of α . To informally describe this construction, consider a special case of the lemma where D = 2. Thus, i = 1 and j = 2. Nodes 1 and 2 behave identically in α and β up to time S. Starting from time S, we speed up node 2's hardware clock rate to γ , but keep node 1's hardware clock rate at 1. An event σ at node 2 that occurs at real time t > S in α will occur *earlier* in β , while another event σ' at node 1 will occur at the same real time in α and β . However, we want to make α and β still "look the same" to nodes 1 and 2. To this end, if σ is a send event and σ' is the corresponding receive event, then we *increase* the delay of the message, so that σ' occurs at the same hardware clock value at node 1 in both α and β . If σ' is a send and σ is the corresponding receive, then we *decrease* the delay of the message, so that σ occurs at the same hardware clock value at node 2 in α and β . With the appropriate increases and decreases in message delays, neither node 1 nor 2, using its own view of the execution, namely, the sequence of messages that it received, and its hardware clock values at the times it received those messages, can tell the difference between executions α and β . Finally, since events at node 2 occur earlier in β than they do in α , we can compute that using the values for the variables chosen by the lemma, node 2 will have $\frac{1}{12}$ greater logical clock skew with node 1 at the end of β , than at the end of α .

To generalize the construction above to an arbitrary D, consider Figure 2-1. The figure indicates that we make α and β identical up to time S. Starting from S, we speed up the hardware clock rates of certain nodes to γ , beginning with nodes j through D. Starting from some suitably defined times T_k , for i < k < j, we also speed up node k's hardware clock rate to γ . We maintain this speedup until time T'. In addition, we change the message delays between nodes so that any message received at a node k' when $H_{k'}$ is H in α , is also received by k' when $H_{k'}$ is H in β , for all $k' \in 1..D$. As a result, no node can tell the difference between α and β , and hence all the nodes behave the same way in both executions. Because of this, we can use the Indistinguishability Principle to argue that β increases the logical clock skew between i and j.

The nature of this construction indicates the reason for the assumptions of the lemma. In particular, α needs enough "flexibility" so that the hardware clock rates and message delays can be adjusted as required in β . In some sense, the suffix of α in the time interval (S, T] is the most flexible execution fragment possible. That is, since all message delays and hardware clock rates during this fragment are halfway between their minimum and maximum possible values, this fragment allows the greatest amount of distortion.

We now formally define β . The events in β are a (possibly proper) subset of the events of α . Thus, an event σ occurs in β only if σ occurs in α . β is defined in the following way. First, we take events from α , and give the *real times* at which those events occur in β . We also specify the trajectories in β . Next, we specify what changes occur to the state in β after each event in β . Note that this latter step is needed to ensure that β resolves nondeterministic choices in changes to the state in the same way α does. Below, we first give the time mapping from events and trajectories of α . Then, we describe how the state changes after events in β .

Mapping of Events and Trajectories for β

We first describe the event mapping. Recall that the duration of α is T. We want to make the duration of β be $T' = S + \frac{\mu}{\gamma}(j-i)$. Thus, if some event σ in α maps to a real time greater than T' in β , we do not include σ in β . So, the events in β are precisely the events of α that map to the time interval [0, T'].

First, for $1 \le k \le D$, we define T_k . T_k will be the time starting from which we speed up node k in β .

$$T_k = \begin{cases} T' & \text{if } 1 \le k \le i, \\ S + \frac{\mu}{\gamma}(j-k) & \text{if } i < k < j, \\ S & \text{if } j \le k \le D. \end{cases}$$

Note that for nodes $k_1 < k_2$, we have $0 \le T_{k_1} - T_{k_2} \le \frac{\mu}{\gamma}(k_2 - k_1)$, and $T_{k_1} - T_{k_2} = \frac{\mu}{\gamma}(k_2 - k_1)$ if and only if $i \le k_1 \le k_2 \le j$.

For each event σ that occurs in α , let $\kappa(\sigma)$ be the node at which σ occurs. Recall that $T_{\alpha}(\sigma)$ is the time at which σ occurs in α . Let $R(\sigma) = \frac{1}{\gamma}(T_{\alpha}(\sigma) - T_{\kappa(\sigma)})$. That is, $R(\sigma)$ is $\frac{1}{\gamma}$ times the difference between when σ occurs in α , and the time when node k is sped up in β , where k is the node at which σ occurs. Define the time when σ occurs in β by

$$T_{\beta}(\sigma) = \begin{cases} T_{\alpha}(\sigma) & \text{if } T_{\alpha}(\sigma) \in [0, T_{\kappa(\sigma)}], \\ T_{\kappa(\sigma)} + R(\sigma) & \text{if } T_{\alpha}(\sigma) \in (T_{\kappa(\sigma)}, T] \text{ and } T_{\kappa(\sigma)} + R(\sigma) \leq T', \\ \text{undefined} & \text{otherwise.} \end{cases}$$

Note that the above definition does not include an event σ of α in β if σ does not map to a time within [0, T']. If several events occur at the same real time, we order them in the same order as they occur in α . As we show later, the value of $T_{\beta}(\sigma)$ ensures that σ occurs at the same hardware clock value at node $\kappa(\sigma)$ in α and β .

Now, we define the trajectory mapping for β . Recall that in any trajectory of α , the only components of the state that may change values are the H_k components, for $k \in 1..D$. The same is true for any trajectory in β . The rate of change of the H_k component at time t in β is given by the function $h_k^{\beta}(t)$, defined as follows.

$$h_k^{\beta}(t) = \begin{cases} h_k^{\alpha}(t) & \text{if } t \in [0, S], \\ 1 & \text{if } t \in (S, T_k], \\ \gamma & \text{if } t \in (T_k, T']. \end{cases}$$

The hardware clock rates of the nodes in β are shown in Figure 2-1. The hardware clock value $H_k^{\beta}(t)$ equals $\int_0^t h_k^{\beta}(t) dt$.

Mapping of State Changes for β

We now describe the state changes that occur in β following each event in β . Let σ be an event that occurs in α and β . Notice that this event can be associated with at most two automata, namely, a node and a channel automaton. Indeed, the only types of events in α are those that affect only the node, or the sending or receiving of a message by a node, which affects the node and the channel that is sending or delivering the message. Let C be the node associated with σ , and let c be the




Figure 2-1: The hardware clock rates of nodes $1, \ldots, D$ in execution β . Thick lines represents the time interval during which a node has hardware clock rate γ . Node k + 1 runs at rate γ for $\frac{\mu}{\gamma}$ time longer than node k, for $k = i, \ldots, j - 1$.

channel associated with σ , where c is possibly null, if σ is not a send or receive event. Let s be the state in α after σ , and let s.C and s.c be the components of s at C and c, respectively. Now, we simply set the state of C and c after σ in β to be s.C and s.c, respectively. The state of every node and channel besides C and c does not change after σ in β .

Proving β Satisfies the Add Skew Lemma

The β constructed above is defined in terms of the real time occurrences of trajectories and events, as well as state changes. Clearly one can write β in a "normal form" as an alternating sequence of trajectories and events. The following claims show that β satisfies the assumptions of the Indistinguishability Principle. Using this, we show that β is an execution of \mathcal{A} , and satisfies the four conditions of Lemma 2.6.1.

Claim 2.6.2 For any $k \in 1..D$, there exists a prefix α'_k of α such that $\alpha'_k \lceil C_k \sim \beta \lceil C_k \rceil$.

Proof. Fix any $k \in 1..D$. We first define the prefix α'_k . We define

$$t_{k} = \begin{cases} T' & \text{if } 1 \le k \le i, \\ T - \mu(1 - \frac{1}{\gamma})(j - k) & \text{if } i + 1 \le k \le j, \\ T & \text{if } j + 1 \le k \le D \end{cases}$$

Let α'_k be the prefix of α consisting of all events and trajectories up to and including time t_k .

To show that $\alpha'_k \lceil C_k \sim \beta \lceil C_k$, we need to show that $\alpha'_k \lceil C_k$ and $\beta \lceil C_k$ contain the same set of events, in the same order, and that the state before and after each event is the same in $\alpha'_k \lceil C_k$ and

 $\beta \lceil C_k.$

We first show that $\alpha'_k \lceil C_k$ and $\beta \lceil C_k$ contain the same set of events. Let σ be an event at node C_k in α'_k . We show that σ also occurs in β , by computing $T_\beta(\sigma)$, the time to which event σ is mapped. We consider three cases, either $j + 1 \le k \le D$, $1 \le k \le i$, or $i + 1 \le k \le j$.

1. If $j + 1 \le k \le D$, then we have

$$T_{\beta}(\sigma) \leq T_{k} + \frac{1}{\gamma}(T_{\alpha}(\sigma) - T_{k})$$
$$\leq S + \frac{1}{\gamma}(T - S)$$
$$= T'.$$

Here, the second inequality follows because $T_k = S$, and $T_{\alpha}(\sigma) \leq t_k = T$.

- 2. If $1 \le k \le i$, then we have $T_{\beta}(\sigma) \le T_k = T'$.
- 3. Finally, if $i + 1 \le k \le j$, then we have

$$T_{\beta}(\sigma) \leq T_{k} + \frac{1}{\gamma}(T_{\alpha}(\sigma) - T_{k})$$

$$= S + \frac{\mu}{\gamma}(j - k) + \frac{1}{\gamma}\left(T - \mu(j - k) + \frac{\mu}{\gamma}(j - k) - S - \frac{\mu}{\gamma}(j - k)\right)$$

$$= S + \frac{\mu}{\gamma}(j - k) + \frac{1}{\gamma}(T - \mu(j - k) - S)$$

$$= S + \frac{\mu}{\gamma}(j - k) + \frac{1}{\gamma}(T - S) - \frac{\mu}{\gamma}(j - k)$$

$$= S + \frac{1}{\gamma}(T - S)$$

$$= S + \frac{\mu}{\gamma}(j - i)$$

$$= T'.$$

Here, the first equality follows because $T_{\alpha}(\sigma) \leq t_k = T - \mu(1 - \frac{1}{\gamma})(j-k)$ and $T_k = S + \frac{\mu}{\gamma}(j-k)$, and the remaining equalities follow by simplification. Thus, in all three cases, we see that σ occurs at time at most T' under the mapping $T_{\beta}(\sigma)$. Since β includes all the events of α mapping to time at most T', we have that σ occurs in β .

Next, we show that events in $\alpha'_k \lceil C_k$ and $\beta \lceil C_k$ occur in the same order. Let σ_1 and σ_2 be two events at C_k in α'_k , such that $T_{\alpha'_k}(\sigma_1) = T_{\alpha}(\sigma_1) \leq T_{\alpha'_k}(\sigma_2) = T_{\alpha}(\sigma_2)$. By the definition of β , if $T_{\alpha}(\sigma_1) = T_{\alpha}(\sigma_2)$, then σ_1 and σ_2 are ordered the same way in β as they are in α'_k . If $T_{\alpha}(\sigma_1) < T_{\alpha}(\sigma_2)$, then, referring to the definition of $T_{\beta}(\sigma)$, we see that $T_{\beta}(\sigma_1) < T_{\beta}(\sigma_2)$. Thus, events of C_k occur in the same order in α'_k and β . Lastly, we show that the states before and after each event of C_k is the same in α'_k and β . Let σ be an event at C_k that occurs in α'_k and β . Then, σ also occurs in α . Recall that β was defined so that the state change after σ in β is the same as the state change after σ in α . Hence, the values of all variables are same after σ in α and β . Since trajectories of α and β do not change the values of variables, then the values of all variables are also the same before σ in α and β .

Now, the event σ does not change the value of the continuous variable H_k . Thus, we need to check that the value of H_k before σ is the same in α and β . Note that this also implies that the value of H_k after σ is the same in α and β , since σ does not change H_k . Suppose σ occurs when H_k has value H. Then we show H_k is also H when σ occurs in β . For brevity, let $t_0 = T_\alpha(\sigma)$. Consider three cases, either $t_0 \in [0, S], t_0 \in (S, T_k]$, or $t_0 \in (T_k, T]$.

- 1. If $t_0 \in [0, S]$, then σ occurs at time t_0 in β . Since $h_k^{\alpha}(t) = h_k^{\beta}(t)$ for all $t \in [0, S]$, we have $H_k^{\alpha}(t_0) = H_k^{\beta}(t_0)$. Thus, the hardware clock at k when σ occurs is the same in α and β .
- 2. If $t_0 \in (S, T_k]$, then again, σ occurs at time t_0 in β . Since $h_k^{\alpha}(t) = 1$ for all $t \in (S, T]$, and $h_k^{\beta}(t) = 1$ for all $t \in (S, T_k]$, we have $H_k^{\alpha}(t_0) = H_k^{\alpha}(S) + t_0 S = H_k^{\beta}(S) + t_0 S = H_k^{\beta}(t_0)$.
- 3. Finally, if $t_0 \in (T_k, T]$, then σ occurs at time $T_\beta(\sigma) = T_k + \frac{1}{\gamma}(t_0 T_k)$ in β . We have

$$\begin{aligned} H_k^{\beta}(T_{\beta}(\sigma)) &= H_k^{\alpha}(S) + T_k - S + \gamma(T_k^{\beta}(\sigma) - T_k) \\ &= H_k^{\alpha}(S) + T_k - S + \gamma(T_k + \frac{1}{\gamma}(t_0 - T_k) - T_k) \\ &= H_k^{\alpha}(S) + T_k - S + t_0 - T_k \\ &= H_k^{\alpha}(S) + t_0 - S \\ &= H_k^{\alpha}(t_0). \end{aligned}$$

Here, the first equality follows by considering the rate of change of $H_k^{\alpha}(t)$ for t in the intervals $[0, S], (S, T_k]$, and $(T_k, T_\beta(\sigma)]$, which are 1, 1, and γ , respectively. Thus, we have that for any $t_0 \in [0, T]$, node k has the same hardware clock value when σ occurs in α or β .

By combining the earlier paragraphs, we get that $\alpha'_k [C_k \sim \beta [C_k.$

Claim 2.6.3 The hardware clock rate of every node in time interval (S, T'] in β is within $[1, \gamma]$.

This claim can be verified by inspection of the construction of β .

Before stating the next claim, we collect several useful calculations, each of which is simple to verify.

Fact 2.6.4 We have the following.

1.
$$0 \le 1 - \frac{1}{\gamma} = \frac{\rho}{4+2\rho} \le \gamma - 1 = \frac{\rho}{4+\rho}$$
 for all $\rho \in (0,1)$.

2.
$$1 - \frac{1}{\gamma} \leq \frac{1}{6}$$
 for all $\rho \in (0, 1)$.
3. $\mu(1 - \frac{1}{\gamma}) = \frac{1}{4+2\rho} \in (\frac{1}{6}, \frac{1}{4})$ for all $\rho \in (0, 1)$.
4. $\frac{\mu}{\gamma} = \frac{4+\rho}{4\rho+2\rho^2} \geq \frac{1}{2}$ for all $\rho \in (0, 1)$.
5. $0 \leq T_{k_1} - T_{k_2} \leq \frac{\mu}{\gamma} (k_2 - k_1)$, for $1 \leq k_1 \leq k_2 \leq D$.

Claim 2.6.5 Let σ be a receive event in β . Then there is a send event corresponding to σ that is also in β .

Proof. Let σ_2 be a receive event in β . Then σ_2 also occurs in α . Since α is an execution of \mathcal{A} , every receive event in α has a corresponding send event. Let σ_1 be the corresponding send event to σ_2 in α . Let k_1 be the node performing σ_1 , and k_2 be the node performing σ_2 .

If σ_2 occurred in α in the time interval [0, S], then σ_1 also occurs in α in the time interval [0, S]. Since α and β are identical during [0, S], then σ_1 occurs in β during [0, S], and the claim is proved.

Suppose now that σ_2 occurs in α_2 in the time interval (S, T]. Then the delay of the message corresponding to σ_2 is $\frac{|k_1-k_2|}{2}$. Thus,

$$T_{\alpha}(\sigma_2) - T_{\alpha}(\sigma_1) = \frac{|k_1 - k_2|}{2}$$

For $k \in 1..D$, define the following.

$$t_{k} = \begin{cases} T' & \text{if } 1 \le k \le i, \\ T - \mu(1 - \frac{1}{\gamma})(j - k) & \text{if } i + 1 \le k \le j, \\ T & \text{if } j + 1 \le k \le D \end{cases}$$

The proof of Claim 2.6.2 showed that for any k, β contains all the events at C_k in the prefix of α up to time t_k . Thus, since σ_2 occurs in β , we have that $T_{\alpha}(\sigma_2) \leq t_{k_2}$. We want to show that $T_{\alpha}(\sigma_1) \leq t_{k_1}$, which implies that σ_1 also occurs in β . We consider two cases, either $k_1 > k_2$, or $k_1 < k_2$

1. If $k_1 > k_2$, then we have $t_{k_1} > t_{k_2}$. Thus, since $T_{\alpha}(\sigma_2) \leq t_{k_2}$, we have

$$T_{\alpha}(\sigma_1) < T_{\alpha}(\sigma_2) \le t_{k_2} < t_{k_1}.$$

2. If $k_1 < k_2$, then we can easily check that

$$t_{k_2} - t_{k_1} \leq (k_2 - k_1)\mu(1 - \frac{1}{\gamma})$$

 $\leq \frac{1}{4}(k_2 - k_1).$

The second inequality follows from Fact 2.6.4. Thus, since $T_{\alpha}(\sigma_2) \leq t_{k_2}$, we have

$$T_{\alpha}(\sigma_{1}) \leq t_{k_{2}} - \frac{k_{2} - k_{1}}{2} \\ < t_{k_{2}} - \frac{k_{2} - k_{1}}{4} \\ \leq t_{k_{1}}.$$

Thus, in both cases, we have $T_{\alpha}(\sigma_1) \leq t_{k_1}$. So, σ_1 occurs in β , and the claim is proved.

Claim 2.6.6 Let σ be a send event in β . Then σ has at most one corresponding receive event in β .

Proof. Since σ occurs in β , it also occurs in α . Since α is an execution of \mathcal{A} , σ has at most one corresponding receive event in α . Since the events of β are a subset of the events in α , then σ also has at most one corresponding receive event in β .

Claim 2.6.7 Any message sent between any pair of nodes k_1 and k_2 that is received during time interval (S, T'] in β has delay within $\left[\frac{|k_1-k_2|}{4}, \frac{3|k_1-k_2|}{4}\right]$.

Proof. Consider a receive event σ_2 occurring at a time in (S, T'] of β . Then by Claim 2.6.5, there is a corresponding send event σ_1 occurring in β . Since the events in β are a subset of the events in α , σ_1 and σ_2 also occur in α . Also, since α and β are identical up to time S, then σ_2 occurs in the time interval (S, T] in α . Let $s_{\alpha} = T_{\alpha}(\sigma_1), t_{\alpha} = T_{\alpha}(\sigma_2), s_{\beta} = T_{\beta}(\sigma_1), \text{ and } t_{\beta} = T_{\beta}(\sigma_2)$ be the real times of the occurrences of σ_1 and σ_2 in α and β . Since σ_2 occurs in (S, T] in α , we have, by the first assumption of the Add Skew Lemma, that the delay of the message corresponding to σ_2 is

$$t_{\alpha} - s_{\alpha} = \frac{|k_2 - k_1|}{2}.$$

We want to bound $t_{\beta} - s_{\beta}$. We consider two cases: either the message was sent from a higher indexed node to a lower indexed node, or vice versa.

Messages From Higher to Lower Nodes

In the case when a higher indexed node sends to a lower indexed node, let k_2 be the sending node, and $k_1 < k_2$ be the receiving node. We have $t_{\alpha} - s_{\alpha} = \frac{k_2 - k_1}{2}$. Define $r_1 = \max(t_{\alpha} - T_{k_1}, 0), r_2 = \max(s_{\alpha} - T_{k_2}, 0)$. We claim that $s_{\beta} = s_{\alpha} - r_2(1 - \frac{1}{\gamma})$. Indeed, if $r_2 = 0$, then $s_{\alpha} \leq T_{k_2}$, so by the definition of $T_{\beta}(\cdot)$, we have $s_{\beta} = s_{\alpha} = s_{\alpha} - r_2(1 - \frac{1}{\gamma})$. If $r_2 > 0$, then we have $s_{\beta} = T_{k_2} + \frac{1}{\gamma}(s_{\alpha} - T_{k_2}) = s_{\alpha} + (T_{k_2} - s_{\alpha}) - \frac{1}{\gamma}(T_{k_2} - s_{\alpha}) = s_{\alpha} - r_2(1 - \frac{1}{\gamma})$. Similarly, we have $t_{\beta} = t_{\alpha} - r_1(1 - \frac{1}{\gamma})$. Subtracting, we get

$$t_{\beta} - s_{\beta} = t_{\alpha} - s_{\alpha} + (r_2 - r_1)(1 - \frac{1}{\gamma}).$$

To bound $t_{\beta} - s_{\beta}$, we bound $r_2 - r_1$. We first show that $r_2 - r_1 \leq \frac{\mu}{\gamma}(k_2 - k_1)$. If $r_2 = 0$, then since $r_1 \geq 0$, the bound holds. Next, suppose $r_2 > 0$. Then

$$r_{2} - r_{1} = s_{\alpha} - T_{k_{2}} - \max(t_{\alpha} - T_{k_{1}}, 0)$$

$$\leq s_{\alpha} - T_{k_{2}} - (t_{\alpha} - T_{k_{1}})$$

$$= T_{k_{1}} - T_{k_{2}} + s_{\alpha} - t_{\alpha}$$

$$\leq \frac{\mu}{\gamma}(k_{2} - k_{1}) - \frac{k_{2} - k_{1}}{2}$$

$$\leq \frac{\mu}{\gamma}(k_{2} - k_{1}).$$

Thus, we have

$$\begin{aligned} t_{\beta} - s_{\beta} &= t_{\alpha} - s_{\alpha} + (r_2 - r_1)(1 - \frac{1}{\gamma}) \\ &\leq t_{\alpha} - s_{\alpha} + (r_2 - r_1)(\gamma - 1) \\ &\leq \frac{k_2 - k_1}{2} + \frac{\mu}{\gamma}(\gamma - 1)(k_2 - k_1) \\ &= \frac{k_2 - k_1}{2} + \frac{1/\rho}{1 + \frac{\rho}{4 + \rho}} \frac{\rho}{4 + \rho}(k_2 - k_1) \\ &= (k_2 - k_1) \left(\frac{1}{2} + \frac{1}{4 + 2\rho}\right) \\ &\leq 3(k_2 - k_1)/4. \end{aligned}$$

Thus, a message from k_2 to k_1 has delay at most $\frac{3(k_2-k_1)}{4}$. Next, we show that $r_2 - r_1 \ge -\frac{k_2-k_1}{2}$. Indeed, we have

$$r_{2} - r_{1} = \max(s_{\alpha} - T_{k_{2}}, 0) - \max(t_{\alpha} - T_{k_{1}}, 0)$$

$$\geq \max(s_{\alpha} - T_{k_{2}}, 0) - \max(t_{\alpha} - T_{k_{2}}, 0)$$

$$\geq s_{\alpha} - t_{\alpha}$$

$$= -\frac{k_{2} - k_{1}}{2}.$$

Here, the first inequality follows because $T_{k_2} \leq T_{k_1}$, and the second inequality follows because $s_{\alpha} < t_{\alpha}$. Thus, we have

$$t_{\beta} - s_{\beta} = t_{\alpha} - s_{\alpha} + (r_2 - r_1)(1 - \frac{1}{\gamma})$$

$$\geq \frac{k_2 - k_1}{2} - \frac{k_2 - k_1}{2}(1 - \frac{1}{\gamma})$$

$$\geq \frac{k_2 - k_1}{2} - \frac{k_2 - k_1}{2}\frac{1}{6}$$

$$\geq \frac{k_2 - k_1}{4}.$$




Figure 2-2: Node k_1 sends a message to node $k_2 > k_1$. The delay of the message is $\frac{k_2-k_1}{2}$ in execution α , and is within $\left[\frac{k_2-k_1}{4}, \frac{3(k_2-k_1)}{4}\right]$ in execution β . Note that the hardware clocks of nodes k_1 and k_2 are running at rate γ during the time interval represented by the thick lines.

The second inequality follows because $0 \le 1 - \frac{1}{\gamma} \le \frac{1}{6}$. Thus, we have shown that all message delays from node k_2 to $k_1 < k_2$ are within $\left[\frac{k_2-k_1}{4}, \frac{3(k_2-k_1)}{4}\right]$.

Messages From Lower to Higher Nodes

Next, we consider the case when a node k_1 sends to a node $k_2 > k_1$. Define $r_1 = \max(s_\alpha - T_{k_1}, 0), r_2 = \max(t_\alpha - T_{k_2}, 0)$. Please see Figure 2-2 illustrating one of the cases we will consider. We have $s_\beta = s_\alpha - r_1(1 - \frac{1}{\gamma})$. Indeed, if $r_1 = 0$, then $s_\alpha \le T_{k_1}$, and so $s_\beta = s_\alpha = s_\alpha - r_1(1 - \frac{1}{\gamma})$. If $r_1 > 0$, then $s_\beta = T_{k_1} + \frac{1}{\gamma}(s_\alpha - T_{k_1}) = s_\alpha - r_1(1 - \frac{1}{\gamma})$. Similarly, we have $t_\beta = t_\alpha - r_2(1 - \frac{1}{\gamma})$. Thus, $t_\beta - s_\beta = t_\alpha - s_\alpha + (r_1 - r_2)(1 - \frac{1}{\gamma})$. We bound $t_\beta - s_\beta$ by bounding $r_1 - r_2$.

We first show that $r_1 - r_2 \ge -(k_2 - k_1)(\frac{1}{2} + \frac{\mu}{\gamma})$. If $r_1 = r_2 = 0$, this holds. Next, suppose $r_2 > 0, r_1 = 0$. Then by the definition of r_1 , we have $s_\alpha \le T_{k_1}$. Since $t_\alpha = s_\alpha + \frac{k_2 - k_1}{2}$, we get $t_\alpha \le T_{k_1} + \frac{k_2 - k_1}{2}$. Thus, $r_2 = t_\alpha - T_{k_2} \le \frac{k_2 - k_1}{2} + T_{k_1} - T_{k_2} \le (k_2 - k_1)(\frac{1}{2} + \frac{\mu}{\gamma})$, and the bound again holds.

If $r_1 > 0, r_2 > 0$, then we have

r

$$1 - r_2 = s_{\alpha} - T_{k_1} - (t_{\alpha} - T_{k_2})$$

$$= s_{\alpha} - t_{\alpha} - (T_{k_1} - T_{k_2})$$

$$\ge -\frac{k_2 - k_1}{2} - \frac{\mu}{\gamma} (k_2 - k_1)$$

$$= -(k_2 - k_1) (\frac{1}{2} + \frac{\mu}{\gamma}).$$

Lastly, the case $r_2 = 0, r_1 > 0$ cannot occur, since we have $T_{k_2} \leq T_{k_1}$, so that $r_1 > 0$ implies that $s_{\alpha} > T_{k_1}$, which implies that $t_{\alpha} > s_{\alpha} > T_{k_2}$ and $r_2 > 0$. Thus, we see that in all cases,

 $r_1 - r_2 \ge -(k_2 - k_1)(\frac{1}{2} + \frac{\mu}{\gamma})$. Then, we get that

$$t_{\beta} - s_{\beta} \ge \frac{k_2 - k_1}{2} - (k_2 - k_1)(\frac{\mu}{\gamma} + \frac{1}{2})(1 - \frac{1}{\gamma}).$$

We have

$$\begin{aligned} (\frac{\mu}{\gamma} + \frac{1}{2})(1 - \frac{1}{\gamma}) &\leq \frac{\mu}{\gamma}(\gamma - 1) + \frac{1}{2}(1 - \frac{1}{\gamma}) \\ &= \frac{1/\rho}{1 + \frac{\rho}{4+\rho}} \frac{\rho}{4+\rho} + \frac{1}{2}(1 - \frac{4+\rho}{4+2\rho}) \\ &= \frac{1}{4+2\rho} + \frac{\rho/2}{4+2\rho} \\ &= \frac{1}{4}. \end{aligned}$$

Here, the first inequality follows from the fact that $1 - \frac{1}{\gamma} \leq \gamma - 1$. Thus, we have $t_{\beta} - s_{\beta} \geq \frac{k_2 - k_1}{2} - (k_2 - k_1)\frac{1}{4} \geq \frac{k_2 - k_1}{4}$.

Next, we show $r_1 - r_2 < 0$. We have $r_1 - r_2 = \max(s_{\alpha} - T_{k_1}, 0) - \max(t_{\alpha} - T_{k_2}, 0)$. Since $s_{\alpha} < t_{\alpha}$, and $T_{k_2} \le T_{k_1}$, we have $s_{\alpha} - T_{k_1} < t_{\alpha} - T_{k_2}$. Thus, $\max(s_{\alpha} - T_{k_1}, 0) \le \max(t_{\alpha} - T_{k_2}, 0)$, and $r_1 - r_2 \le 0$. Then, we have, $t_{\beta} - s_{\beta} = t_{\alpha} - s_{\alpha} + (r_1 - r_2)(1 - \frac{1}{\gamma}) \le t_{\alpha} - s_{\alpha} = \frac{k_2 - k_1}{2}$.

We have shown that all messages sent from a node k_1 to node $k_2 > k_1$ have delay within $\left[\frac{k_2-k_1}{4}, \frac{k_2-k_1}{2}\right]$. Combined with the earlier paragraphs, this shows that all messages received in time interval (S, T'] of β have delays within $\left[\frac{|k_2-k_1|}{4}, \frac{3|k_2-k_1|}{4}\right]$.

Claim 2.6.7 bounds the delays of messages received during (S, T'] of β . If a message between k_1 and k_2 is received during time interval [0, S] of β , then since α and β are identical up to time S, it has the same message delay in α and β . In particular, since α is an execution, the message must have delay within $[0, |k_1 - k_2|]$. Thus, we have the following.

Corollary 2.6.8 Any message sent between any nodes k_1 and k_2 that is received in β has delay within $[0, |k_1 - k_2|]$.

Claim 2.6.9 β is an execution of A.

Proof. Let $k \in 1..D$ be arbitrary. Claim 2.6.2 shows that $\beta \lceil C_k$ is similar to a prefix of α projected onto C_i . Claim 2.6.3 shows that the hardware clock rates of all nodes are within $[1, 1+\rho]$ in β . Claim 2.6.5, Claim 2.6.6, and Corollary 2.6.8 together show that $\beta \lceil chan_{k_1,k_2} \rangle$ is an execution of $chan_{k_1,k_2}$ for every $k_1, k_2 \in 1..D$. Thus, since α is an execution of \mathcal{A} , by Theorem 2.3.2, so is β .

Finally, we show that β increases the skew between nodes j and i by $\frac{j-i}{12}$ compared to α .

Claim 2.6.10 $L_{i}^{\beta}(T') - L_{i}^{\beta}(T') \ge L_{i}^{\alpha}(T) - L_{i}^{\alpha}(T) + \frac{1}{12}(j-i).$

Proof. From the definition of h_j^{β} and h_j^{α} , we have

$$H_j^{\beta}(T') = H_j^{\beta}(S) + \gamma(T' - S)$$

$$= H_j^{\alpha}(S) + \gamma(T' - S)$$

$$= H_j^{\alpha}(S) + \mu(j - i)$$

$$= H_j^{\alpha}(S) + T - S$$

$$= H_j^{\alpha}(T).$$

Thus, by Theorem 2.3.2, we have

$$L_j^\beta(T') = L_j^\alpha(T).$$

Also, we have $H_i^{\beta}(T') = H_i^{\alpha}(T')$, and so $L_i^{\beta}(T') = L_i^{\alpha}(T')$. By the Validity Property of \mathcal{A} , we have that $L_i^{\alpha}(T) - L_i^{\alpha}(T') \ge \frac{1}{2}(T - T')$. Thus, we get

$$L_i^{\beta}(T') = L_i^{\alpha}(T') \le L_i^{\alpha}(T) - \frac{1}{2}(T - T').$$

Thus, subtracting, we get

$$L_{j}^{\beta}(T') - L_{i}^{\beta}(T') \ge L_{j}^{\alpha}(T) - L_{i}^{\alpha}(T) + \frac{1}{2}(T - T').$$
(2.1)

We compute

$$\begin{aligned} T - T' &= (S + \mu(j - i)) - (S + \frac{\mu}{\gamma}(j - i)) \\ &= \mu(1 - \frac{1}{\gamma})(j - i) \\ &= \frac{1}{\rho}(1 - \frac{4 + \rho}{4 + 2\rho})(j - i) \\ &= \frac{1}{4 + 2\rho}(j - i) \\ &\geq \frac{1}{6}(j - i). \end{aligned}$$

The last inequality follows because $\rho < 1$. Plugging this into equation (2.1), the claim follows. \Box

Combining Claims 2.6.3, 2.6.7 and 2.6.10, we have proven Lemma 2.6.1. $\hfill \Box$

2.7 Bounded Increase Lemma

In this section, we present the Bounded Increase Lemma. Recall that \mathcal{A} is an f-CSA for the line network G, where f is some fixed function. f(1) is an upper bound on the logical clock skew between two neighboring nodes in G. In Section 2.6, we described a flexible execution as one in which all message delays and hardware clock rates are bounded away from their minimum and maximum possible values. The Bounded Increase Lemma states that in a sufficiently flexible execution, no node can increase its logical clock by more than 16f(1) in any unit of real time.

Lemma 2.7.1 (Bounded Increase Lemma) Let α be an execution of \mathcal{A} of duration at least $\mu = \frac{1}{a}$, and let *i* be any node. Suppose that the following hold:

- 1. Every node has hardware clock rate within $[1, 1 + \frac{\rho}{2}]$ at all times in α .
- 2. Any message sent between i and any node j that is received in α has delay within $\left[\frac{|i-j|}{4}, \frac{3|i-j|}{4}\right]$.

Then, for any $t \ge \mu$, we have $L_i^{\alpha}(t+1) - L_i^{\alpha}(t) \le 16f(1)$.

Proof. The proof is by contradiction. We first describe the proof idea. Assume that in α , some node *i* increases its logical clock very quickly, by more than 16f(1) in one unit of real time. Since α is flexible, we can distort α to another execution β , so such that *i*'s hardware clock is $\frac{1}{8}$ higher in β than in α . This implies that there is some time in β at which *i*'s logical clock is $\frac{1}{8} \cdot 16f(1) = 2f(1)$ higher than it is in α . Then, in either α or β (or both), *i* has more than f(1) logical clock skew with respect to one of its neighbors. Since this violates the *f*-Gradient Property of \mathcal{A} , we have a contradiction.

Formally, let j be a neighbor of i. That is, j is a node such that $d_{i,j} = 1$. Suppose for contradiction that there exists $t^* \ge \mu$ such that $L_i^{\alpha}(t^* + 1) - L_i^{\alpha}(t^*) > 16f(1)$. Then by an averaging argument, there exists $t_0 \in [t^*, t^* + \frac{7}{8}]$ such that $L_i^{\alpha}(t_0 + \frac{1}{8}) - L_i^{\alpha}(t_0) > 2f(1)$. We now define an execution β , of duration t_0 .

Trajectories in β

We first define the trajectories in β . Recall that the only variables that can change their values in any trajectory are the hardware clock values. We define

$$\mu_0 = 4\mu (H_i^{\alpha}(t_0 + \frac{1}{8}) - H_i^{\alpha}(t_0)).$$

Claim 2.7.2 $\mu_0 \le \mu$.

Proof. Since the hardware clock rate of any node is within $[1, 1 + \frac{\rho}{2}]$ during α , we have

$$\mu_{0} = 4\mu(H_{i}^{\alpha}(t_{0} + \frac{1}{8}) - H_{i}^{\alpha}(t_{0}))$$

$$\leq 4\mu\frac{1}{8}(1 + \frac{\rho}{2})$$

$$\leq \frac{\mu}{2}\frac{3}{2}$$

$$< \mu.$$

The first inequality follows because the rate of change of H_i is at most $1 + \frac{\rho}{2}$ in α .

Now, define the hardware clock rates in β as follows.

$$h_{k}^{\beta}(t) = \begin{cases} h_{k}^{\alpha}(t) & \text{if } k \neq i, \\ h_{i}^{\alpha}(t) & \text{if } k = i \text{ and } t \leq t_{0} - \mu_{0}, \\ h_{i}^{\alpha}(t) + \frac{\rho}{4} & \text{if } k = i \text{ and } t \in (t_{0} - \mu_{0}, t_{0}]. \end{cases}$$

Thus, the hardware clock rates of all nodes besides i are the same in α and β , at all times. The hardware clock rate of i at time t is the same in β as in α if $t \leq t_0 - \mu_0$, and is $\frac{\rho}{4}$ more in β than it is in α if $t \in (t_0 - \mu_0, t_0]$. Note that $t_0 - \mu_0 \geq 0$, since $t_0 \geq t^* \geq \mu \geq \mu_0$, where the last inequality follows by Claim 2.7.2.

Events and State Changes in β

In this section, we describe the events in β , and the real times at which they occur. The goal is to place the events in β so that β is similar to some prefix of α , from the point of view of any node. Recall that the duration of β is t_0 , and the hardware clock rate of any node other than i is the same in α and β .

Let $k \neq i$ be a node. We define the events that occur at k in β to be the set of events that occur in α during the time interval $[0, t_0]$. Let σ be an event in α occurring during time $[0, t_0]$. Then we set $T_{\beta}(\sigma) = T_{\alpha}(\sigma)$. That is, σ occurs at the same real time in α and β . If several events of α occur at the same real time, we order them them the same way in β as they are ordered in α .

Next, we define the events that occur at node i in β . This consists of the set of events that occur at i in α during the time interval $[0, t_0 + \frac{1}{8}]$. Let σ be such an event. Then we (implicitly) define $T_{\beta}(\sigma)$ so that it satisfies

$$H_i^{\beta}(T_{\beta}(\sigma)) = H_i^{\alpha}(T_{\alpha}(\sigma)).$$

That is, σ occurs in β at a time when *i*'s hardware clock value in β is the same as its hardware clock value in α , when σ occurred in α .

Lastly, we describe the state changes in β . Every event can be associated with at most two automata, namely, a node and a channel automaton. Let σ be a event in α , and let C and c be the

node and channel automaton associated with σ (*c* may be null). Let *s*.*C* and *s*.*c* be the states of *C* and *c* after σ in α . Then we set the state of *C* and *c* to be *s*.*C* and *s*.*c*, respectively, after σ in β . The state of any automaton other than *C* or *c* does not change after σ in β .

Properties of β

Claim 2.7.3 For any $k \in 1..D$, there exists a prefix α'_k of α such that $\alpha'_k \lceil C_k \sim \beta \lceil C_k \rceil$.

Proof. Suppose $k \neq i$. Then we define α'_k to be the prefix of α including all events occurring during the time interval $[0, t_0]$. We need to check that $\alpha'_k \lceil C_k$ and $\beta \lceil C_k$ contain the same sequence of events, and the state of C_k is the same before and after each event. Both of these are obvious from the definition of β .

For k = i, we define α'_i to be the prefix of α consisting of all events that occur during the time interval $[0, t_0 + \frac{1}{8}]$. By definition, these events occur in the same order in α'_1 and β . Also by definition, the values of all variables are the same before and after any event in α'_1 . Lastly, we check that the values of the continuous variable H_i is the same before (and hence also after) each σ . Indeed, when σ occurs in β , we have $H_i^{\beta}(T_{\beta}(\sigma)) = H_i^{\alpha}(T_{\alpha}(\sigma))$, by the definition of $T_{\beta}(\sigma)$. Thus, $\alpha'_i [C_i \sim \beta [C_i]$.

Claim 2.7.4 The hardware clock rate of every node is within $[1, 1 + \rho]$ during β .

Proof. Let $k \neq i$ be a node. Then the claim holds for k, because k has the same hardware clock rate in α and β , and k's hardware clock rate in α is within $[1, 1 + \frac{\rho}{2}]$. The claim also holds for node i, because i's hardware clock rate in β is at most its hardware clock rate in α plus $\frac{\rho}{4}$, and hence, at most $1 + \frac{3}{4}\rho$.

By definition, any event in β at a node other than *i* occurs at the same real time in α and β . The next claim shows that any event in β at *i* occurs at approximately the same time in α and β .

Claim 2.7.5 Let σ be any event in β occurring at node *i*. Then we have $T_{\beta}(\sigma) \leq T_{\alpha}(\sigma) \leq T_{\beta}(\sigma) + \frac{1}{4}$.

Proof. For any node k, and for any $t \in [0, t_0]$, we have $h_k^{\beta}(t) \ge h_k^{\alpha}(t)$, and so $H_k^{\beta}(t) \ge H_k^{\alpha}(t)$. Let σ be any event in β . Since $T_{\beta}(\sigma)$ is defined so that $H_i^{\beta}(T_{\beta}(\sigma)) = H_i^{\alpha}(T_{\alpha}(\sigma))$, we have $T_{\beta}(\sigma) \le T_{\alpha}(\sigma)$.

For the second inequality, consider first the case when $T_{\beta}(\sigma) \leq t_0 - \mu_0$. Then $T_{\beta}(\sigma) = T_{\alpha}(\sigma)$ by definition, and the claim holds.

Next, suppose $T_{\beta}(\sigma) \in (t_0 - \mu_0, t_0]$. Since the hardware clock rate of *i* is $h_i^{\alpha}(t) + \frac{\rho}{4}$ for any $t \in (t_0 - \mu_0, t_0]$, then we have

$$H_i^{\beta}(T_{\beta}(\sigma)) = H_i^{\alpha}(T_{\beta}(\sigma)) + \frac{\rho}{4}(T_{\beta}(\sigma) - (t_0 - \mu_0)).$$

Since the hardware clock rate of i is at least 1 during the time interval $(t_0 - \mu_0, t_0]$ in α , then we have

$$H_i^{\alpha}\big(T_{\beta}(\sigma) + \frac{\rho}{4}(T_{\beta}(\sigma) - (t_0 - \mu_0))\big) \ge H_i^{\alpha}(T_{\beta}(\sigma)) + \frac{\rho}{4}(T_{\beta}(\sigma) - (t_0 - \mu_0)).$$

That is, by real time $T_{\beta}(\sigma) + \frac{\rho}{4}(T_{\beta}(\sigma) - (t_0 - \mu_0))$, node *i*'s hardware clock in α is at least $H_i^{\beta}(T_{\beta}(\sigma))$. Then, since $T_{\beta}(\sigma)$ is defined so that $H_i^{\beta}(T_{\beta}(\sigma)) = H_i^{\alpha}(T_{\alpha}(\sigma))$, we have $T_{\alpha}(\sigma) \leq T_{\beta}(\sigma) + \frac{\rho}{4}(T_{\beta}(\sigma) - (t_0 - \mu_0))$. We have

$$\frac{\rho}{4}(T_{\beta}(\sigma) - (t_{0} - \mu_{0})) \leq \frac{\rho}{4}\mu_{0} \\
= \frac{\rho}{4}4\mu(H_{i}^{\alpha}(t_{0} + \frac{1}{8}) - H_{i}^{\alpha}(t_{0})) \\
\leq \frac{1}{8}(1 + \frac{\rho}{2}) \\
\leq \frac{1}{4}.$$

Thus, $T_{\alpha}(\sigma) \leq T_{\beta}(\sigma) + \frac{1}{4}$, and the claim is proved.

Claim 2.7.6 Let σ be a receive event in β . Then there is a send event corresponding to σ that is also in β .

Proof. Let σ_2 be a receive event in β , and let σ_1 be the corresponding send event in α . We show that σ_1 is also in β . Let k_1 and k_2 be the nodes performing σ_1 and σ_2 , respectively. Consider three cases, either k_1 and k_2 are both not equal to i, or $k_1 = i$, or $k_2 = i$.

- 1. In the first case, the proof of Claim 2.7.3 showed that the events at k_1 in β is equal to the events at k_1 in α in the time interval $[0, t_0]$, and the same is true about k_2 . Thus, since σ_2 occurs in β , we have $T_{\alpha}(\sigma_2) \leq t_0$. Then, $T_{\alpha}(\sigma_1) < t_0$, and so $T_{\beta}(\sigma_1) < t_0$, and so σ_2 occurs in β .
- 2. In the second case, the proof of Claim 2.7.3 showed that the events at *i* is equal to the events at *i* in α in the time interval $[0, t_0 + \frac{1}{8}]$. We have $T_{\beta}(\sigma_1) \leq T_{\alpha}(\sigma_1) \leq T_{\alpha}(\sigma_2) \leq t_0$, where the first inequality follows by Claim 2.7.5. Thus, σ_1 occurs in β .
- 3. In the final case, we have $T_{\alpha}(\sigma_2) \leq t_0 + \frac{1}{8}$. Also, $T_{\alpha}(\sigma_1) \leq t_0 + \frac{1}{8} \frac{|k_1-i|}{4} \leq t_0$, by the assumption about message delay in α . Thus, since the events at k_1 in β are the set of events in α in the time interval $[0, t_0]$, we have that σ_1 occurs in β .

Claim 2.7.7 Let σ be a send event in β . Then σ has at most one corresponding receive event in β .

Proof. This follows because the events in β are a subset of the events in α , and σ has at most one corresponding receive event in α .

Claim 2.7.8 Any message between any nodes k_1 and k_2 that is received in β has delay within $[0, |k_1 - k_2|]$.

Proof. First, suppose that neither k_1 nor k_2 equals *i*. Then, since any event occurs at the same time at k_1 and k_2 in α and β , the delay of any message between k_1 and k_2 is the same in α and β , and in particular, is within $\left[\frac{|k_1-k_2|}{4}, \frac{3|k_1-k_2|}{4}\right]$.

Next, suppose without loss of generality that $k_1 = i$. Consider two cases, either *i* sends a message to k_2 , or k_2 sends a message to *i*. In both cases, let σ_1 denote the send event, and σ_2 denote the receive event.

In the first case, by Claim 2.7.5, we have $T_{\beta}(\sigma_1) \ge T_{\alpha}(\sigma_1) - \frac{1}{4}$. Also, we have $T_{\beta}(\sigma_2) = T_{\alpha}(\sigma_2)$. Thus, the delay of the message from *i* to k_2 is within $\left[\frac{|i-k_2|}{4} + \frac{1}{4}, \frac{3|i-k_2|}{4} + \frac{1}{4}\right] \subseteq [0, |i-k_2|]$.

In the second case, we have $T_{\beta}(\sigma_1) = T_{\alpha}(\sigma_1)$, and $T_{\beta}(\sigma_2) \ge T_{\alpha}(\sigma_2) - \frac{1}{4}$, by Claim 2.7.5. Thus, the delay of the message from k_2 to i is within $\left[\frac{|i-k_2|}{4} - \frac{1}{4}, \frac{3|i-k_2|}{4} - \frac{1}{4}\right] \subseteq [0, |i-k_2|]$. \Box

Recall that j is a node that is at distance 1 from i. Combining the claims above, we get the following.

Claim 2.7.9 We have the following.

1. β is an execution of A.

2.
$$L_i^{\beta}(t_0) = L_i^{\alpha}(t_0 + \frac{1}{8}).$$

3.
$$L_i^{\beta}(t_0) = L_i^{\alpha}(t_0)$$

Proof. For the first part of the claim, we have, by Claims 2.7.3, 2.7.4, 2.7.5, 2.7.6 and 2.7.7, that β satisfies the three assumptions of Theorem 2.3.2. Thus, β is an execution of α .

For the second part of the claim, we have

$$H_i^{\beta}(t_0) = H_i^{\alpha}(t_0) + \mu_0 \frac{\rho}{4}$$

= $H_i^{\alpha}(t_0) + 4\mu \frac{\rho}{4} (H_i^{\alpha}(t_0 + \frac{1}{8}) - H_i^{\alpha}(t_0))$
= $H_i^{\alpha}(t_0 + \frac{1}{8}).$

Thus, by the second part of Theorem 2.3.2, we have that $L_i^\beta(t_0) = L_i^\alpha(t_0 + \frac{1}{8})$.

For the final part of the claim, we have $H_j^{\beta}(t_0) = H_j^{\alpha}(t_0)$, since j has the same hardware clock rates in α and β . Then, by Theorem 2.3.2, we have $L_j^{\beta}(t_0) = L_j^{\alpha}(t_0)$.

Proving the Bounded Increase Lemma

We can now prove the Bounded Increase Lemma. We have the following.

$$L_{i}^{\beta}(t_{0}) = L_{i}^{\alpha}(t_{0} + \frac{1}{8})$$

$$> L_{i}^{\alpha}(t_{0}) + 2f(1)$$

$$\geq L_{j}^{\alpha}(t_{0}) + f(1)$$

$$= L_{j}^{\beta}(t_{0}) + f(1)$$

The first equality is because of Claim 2.7.9. The first inequality follows because t_0 was chosen so that $L_i^{\alpha}(t_0 + \frac{1}{8}) - L_i^{\alpha}(t_0) > 2f(1)$. The second inequality follows because, by the *f*-Gradient Property, we have $L_j^{\alpha}(t_0) - L_i^{\alpha}(t_0) \leq f(1)$. The final equality is again because of Claim 2.7.9.

The above inequality implies that $L_i^{\beta}(t_0) - L_j^{\beta}(t_0) > f(1)$. But this violates the *f*-Gradient Property, and so is a contradiction to the correctness of \mathcal{A} . Thus, we conclude that there does not exist a $t^* \ge \mu$ such that $L_i^{\alpha}(t^* + 1) - L_i^{\alpha}(t^*) > 16f(1)$, and the lemma is proved.

2.8 The Main Theorem

In this section, we prove Theorem 2.5.2. In particular, we show that in the line network G with D nodes, we can construct, for any $d \in 1..D-1$, an execution of \mathcal{A} in which two nodes of G at distance d from each other have $\Omega(d \log_{\operatorname{elog}(D)} \frac{D-1}{d})$ logical clock skew at the end of the execution.

Proof of Theorem 2.5.2. We first give an outline of the proof. The basic idea is to try to apply the Add Skew Lemma repeatedly to increase the skew between certain pairs of nodes. Unfortunately, we can only apply the ASL to executions that satisfy certain conditions. If an execution β satisfies these conditions, then after applying the ASL once to β , the resulting execution α will no longer satisfy the conditions, and so the ASL cannot be directly applied to α . To overcome this, we will transform α to another execution β' , such that β' once again satisfies the conditions required by the ASL. We choose β' carefully, so that it retains most of the clock skew in α .

This suggests an iterative structure to the proof, where in each iteration k, we start with an execution β_k , to which we apply the ASL to obtain α_k . Then we transform α_k to β_{k+1} , and start iteration k + 1. Our formal proof follows this structure, except that for expositional reasons, we have chosen to swap the order of α and β . That is, in each iteration k, we start with an α_k to which we cannot apply the ASL, then transform α_k to β_k . Then we apply the ASL to β_k to obtain α_{k+1} , and begin iteration k + 1. In the proof sketch below, we describe in more detail what happens in one particular iteration.

Proof Sketch

Suppose we have an execution α and two nodes i < j, such that $L_j - L_i = \Gamma > 0$ at the end of α . Furthermore, suppose that α is flexible enough so that it satisfies the assumptions of the Bounded Increase Lemma, but is not flexible enough to satisfy the assumptions of the Add Skew Lemma. Then we cannot directly apply the ASL to α . However, since the ASL only requires some suffix of an execution to be flexible, we can *extend* α to a longer execution, such that the extended portion, call it δ , is flexible enough to satisfy the assumptions of the ASL (and also of the BIL)⁶. We can ensure that δ is flexible, because we, as the adversary, have control over the message delays and hardware clock rates in δ .

We stated earlier that we want to choose β (that is, $\alpha \circ \delta$) carefully, to retain most of the clock skew from α . This is manifested in a tension as to how long we should make δ . On the one hand, if δ has duration η , then the ASL implies we can increase the skew between any pair of nodes that are $\rho\eta$ distance apart by an amount $c\rho\eta$, for some constant 0 < c < 1. On the other hand, the algorithm \mathcal{A} is also (presumably) decreasing the skew between nodes during δ . Thus, if δ is too long, \mathcal{A} may be able to decrease the skew between nodes more than the ASL can increase the skew. Fortunately, the Bounded Increase Lemma places an upper bound on how quickly the skew between nodes can decrease. In particular, since α and δ satisfy the assumptions of the BIL, we know that nodes can increase their logical clocks by at most c'f(1) per unit of real time during δ , for some constant c'. Thus, after δ , the skew between i and j can decrease by at most $\eta c'f(1)$. So, since i and j have Γ skew at the end of α , then they have at least $\Gamma - \eta c'f(1)$ skew at the end of δ . But, this means that there exists two nodes between i and j that are distance $\rho\eta$ apart, say nodes i' and $j' = i' + \rho\eta$, such that $L_{j'} - L_{i'} \geq (\Gamma - \eta c'f(1))\frac{\rho\eta}{j-i}$ after δ . This is because, by an averaging argument, there must be some pair of nodes distance $\rho\eta$ apart, between i and j, whose skew is at least a $\frac{\eta\eta}{j-i}$ fraction of the total skew between i and j after δ^{7} .

Now, suppose we apply the ASL to the extended execution $\beta = \alpha \circ \delta$, to increase the skew between i' and j' by $c\rho\eta$. This is possible because the δ suffix portion of the extended execution is flexible by construction. Call this new execution α' . Then we have

$$L_{j'} - L_{i'} \ge (\Gamma - \eta c' f(1)) \frac{\rho \eta}{j-i} + c \rho \eta$$

after α' . Set $\eta \equiv \frac{c}{2c'f(1)}(j-i)$. Then we compute that

$$L_{j'} - L_{i'} \ge \left(\frac{\Gamma}{j-i} + \frac{c}{2}\right)\rho\eta.$$
 (2.2)

Consider pairs of *neighboring nodes* among i', \ldots, j' . Then Equation 2.2 shows that the *average*

⁶Here, $\alpha \circ \delta$ corresponds to β from the proof outline.

⁷Assume that $\rho\eta$ evenly divides j - i. We show later how this assumption can be satisfied.

skew between neighboring nodes is

$$\frac{L_{j'} - L_{i'}}{\rho \eta} \ge \frac{\Gamma}{j - i} + \frac{c}{2}.$$

Now, notice that the average skew between neighbors among the nodes i, \ldots, j after α is $\frac{\Gamma}{j-i}$. So, starting from the interval of nodes i, \ldots, j , with average neighbor skew $\frac{\Gamma}{j-i}$ at the end of α , we have managed to find an interval i', \ldots, j' of size $\frac{\rho c}{2c'f(1)}(j-i)$, with average neighbor skew $\frac{\Gamma}{j-i} + \frac{c}{2}$ at the end of α' . Importantly, α' also satisfies the assumptions of the Bounded Increase Lemma (but not necessarily the assumptions of the Add Skew Lemma).

We recapitulate the above as follows. By appealing to the BIL and by one application of the ASL, we can start with an execution in which an interval of nodes of size n have average neighbor skew Δ , and produce an execution in which an interval of nodes of size $\frac{c_1}{f(1)}n$ have average skew at least $\Delta + c_2$, where $c_1 < 1, c_2$ are constants. Furthermore, we can then repeat the same process, until we are left with an interval of nodes of size one.

Now, if we start with a flexible execution of \mathcal{A} on D nodes, and apply the above procedure k times, we see that we can find an interval of nodes of size $\Theta(\frac{D}{f(1)^k})$, that has average neighbor skew $\Theta(k)$. We need the size of the interval to be at least one. So, k can be as large as $\Theta(\log_{f(1)} D)$. Therefore, the logical clock skew between two neighboring nodes can also be $\Theta(\log_{f(1)} D)$. But by the f-Gradient Property, we must have $\Theta(\log_{f(1)} D) \leq f(1)$. Solving for f(1), we get that $f(1) = \Theta(\operatorname{elog}(D))$. From this and some additional calculations, the theorem follows.

The Detailed Proof

We now formalize the preceding proof sketch. The following lemma is essentially an inductive version of the Add Skew Lemma. Starting from one execution, the lemma allows us to construct another execution increasing the skew between certain nodes. Furthermore, the lemma can be inductively applied to the latter execution.

In the following, we assume that the quantity $\frac{384f(1)}{\rho} \ge 1$ is an integer. If this is not the case, then we choose the maximum $\rho' < \rho$ such that $\frac{384f(1)}{\rho'}$ is an integer. It is easy to see that $\rho' \ge \frac{\rho}{2}$. Then, it is possible to reprove all the results in the preceding sections, pretending that $[1 - \rho', 1 + \rho']$ is the range of the hardware clock rates, and lose at most a factor of 2 in all the results, which does not affect our lower bound asymptotically. For simplicity, we assume that $\frac{384f(1)}{\rho}$ itself is an integer.

Lemma 2.8.1 (Inductive Add Skew Lemma) Let α be an arbitrary execution of \mathcal{A} , let i and j be two nodes with i < j, and let $\Gamma > 0$ be a number. Suppose that the following conditions hold.

- 1. α has duration at least $\frac{1}{\alpha}$.
- 2. Every node has hardware clock rate within $[1, 1 + \frac{\rho}{2}]$ at all times in α .

3. Any message sent between any pair of nodes k_1 and k_2 that is received in α has delay within $\left[\frac{|k_1-k_2|}{4}, \frac{3|k_1-k_2|}{4}\right]$.

4.
$$L_i^{\alpha}(\ell(\alpha)) - L_i^{\alpha}(\ell(\alpha)) = \Gamma.$$

Set $c = \frac{1}{12}$, c' = 16, $c_2 = \frac{1}{24}$, and $\eta = \frac{c(j-i)}{2c'f(1)} = \frac{j-i}{384f(1)}$. Suppose that $\rho\eta$ is an integer. Then there exists an execution α' of \mathcal{A} satisfying the following properties.

- 1. α' has duration at least $\frac{1}{\alpha}$.
- 2. Every node has hardware clock rate within $[1, 1 + \frac{\rho}{2}]$ at all times in α' .
- 3. Any message sent between any pair of nodes k_1 and k_2 that is received in α' has delay within $\left[\frac{|k_1-k_2|}{4}, \frac{3|k_1-k_2|}{4}\right]$.
- 4. There exist nodes i', j' such that $i \leq i' < j' = i' + \rho\eta \leq j$, and $L_{j'}^{\alpha'}(\ell(\alpha')) L_{i'}^{\alpha'}(\ell(\alpha')) \geq \frac{\rho\eta}{j-i}\Gamma + c_2(j'-i').$

Proof. We will define an execution β extending α , to which we can apply the Add Skew Lemma, and yield an execution satisfying the conclusions of the Inductive Add Skew Lemma.

Construction of β

Let $\ell_0 = \ell(\alpha)$. β has duration $\ell_1 = \ell_0 + \eta$, and contains α as a prefix. To define the part of β after α , we define the delays and the order of reception of messages that are not received during the α portion of β , and also define the hardware clock rates of nodes after α in β . We resolve any remaining nondeterminism arbitrarily.

We first define the message delays. Let $k_1, k_2 \in 1..D$ be any two nodes. Since every message between k_1 and k_2 that is received in α has delay at most $\frac{3|k_1-k_2|}{4}$, then every messages sent during the time interval $[0, \ell_0 - \frac{3|k_1-k_2|}{4})$ in β is received in the α portion of β .

Next, we consider two types of messages sent between k_1 and k_2 that are not received in the α portion of β . The first type are messages sent during the time interval $\left[\ell_0 - \frac{3|k_1 - k_2|}{4}, \ell_0 - \frac{|k_1 - k_2|}{2}\right]$, and the second type are messages sent during the time interval $\left(\ell_0 - \frac{|k_1 - k_2|}{2}, \ell_1\right]$.

For any message of the first type, we let the message be received at time ℓ_0 in β . In addition, we order all these receive events *after* all the events of α occurring at time ℓ_0 . If a node receives several messages of the first type at time ℓ_0 , we order the receive events arbitrarily (though still after the events in α at time ℓ_0). Clearly, any message of the first type has delay within $\left[\frac{3|k_1-k_2|}{4}, \frac{|k_1-k_2|}{2}\right]$.

For any message of the second type, we set the delay of the message to be $\frac{|k_1-k_2|}{2}$. If a node receives several such messages at the same time, order the receive events arbitrarily. Notice that all messages of the second type are received after time ℓ_0 in β .

Finally, we set the hardware clock rate of any node to be 1 during the time interval $(\ell_0, \ell_1]$ in β . That is, we set $h_k^{\beta}(t) = 1$ for all nodes $k \in 1..D$, and $\forall t \in (\ell_0, \ell_1]$.

We resolve any remaining nondeterminism in β arbitrarily. Then, the extended execution β is well defined.

Properties of β

Claim 2.8.2 β satisfies the following properties.

- 1. Any message between any nodes k_1 and k_2 that is received in β has delay within $\left[\frac{|k_1-k_2|}{4}, \frac{3|k_1-k_2|}{4}\right]$.
- 2. The hardware clock rates of all nodes are within $[1, 1 + \frac{\rho}{2}]$ during β .
- 3. β is an execution of A.

Proof. The first two properties follow by the construction of β . The third property follows from the first two properties, and from the fact that α is an execution of \mathcal{A} .

Because of Claim 2.8.2, we see that β satisfies the assumptions of the Bounded Increase Lemma, and so using the BIL, we have that

$$L_{i}^{\beta}(\ell_{1}) - L_{i}^{\beta}(\ell_{0}) \leq (\ell_{1} - \ell_{0})c'f(1)$$

= $\eta c'f(1).$

Then, we have

$$\begin{split} L_{j}^{\beta}(\ell_{1}) - L_{i}^{\beta}(\ell_{1}) &\geq L_{j}^{\beta}(\ell_{0}) - L_{i}^{\beta}(\ell_{1}) \\ &\geq L_{j}^{\beta}(\ell_{0}) - L_{i}^{\beta}(\ell_{0}) - \eta c' f(1) \\ &= L_{j}^{\alpha}(\ell_{0}) - L_{i}^{\alpha}(\ell_{0}) - \eta c' f(1) \\ &= \Gamma - \eta c' f(1). \end{split}$$

The first inequality holds because $L_j^{\beta}(\ell_1) > L_j^{\beta}(\ell_0)$, by Definition 2.4.1. To see why the first equality holds, recall that $L_i^{\alpha}(\ell_0)$ is defined as the value of L_i in α at time ℓ_0 , before any events at time ℓ_0 . In β , several events may have been added at time ℓ_0 , but such events do not affect the value of $L_i^{\alpha}(\ell_0)$. Thus, since β contains α as a prefix, we have $L_i^{\alpha}(\ell_0) = L_i^{\beta}(\ell_0)$. Similarly, we have $L_j^{\alpha}(\ell_0) = L_j^{\beta}(\ell_0)$. Thus, the first equality follows.

From the definition of η , we have $\frac{j-i}{\rho\eta} = \frac{384f(1)}{\rho}$. Recall that the latter quantity is assumed to be an integer. Recall also that $\rho\eta$ is assumed to be an integer. Consider all intervals of nodes of size $\rho\eta$, of the form $[i + \rho\eta k, i + \rho\eta (k+1)]$, where $0 \le k \le \frac{j-i}{\rho\eta} - 1$. Then by an averaging argument, at least one such interval, say $i', \ldots, j' = i' + \rho \eta$, must satisfy

$$L_{j'}^{\beta}(\ell_1) - L_{i'}^{\beta}(\ell_1) \geq \frac{\rho\eta}{j-i} (L_j^{\beta}(\ell_1) - L_i^{\beta}(\ell_1))$$
(2.3)

$$\geq \frac{\rho\eta}{j-i}(\Gamma - \eta c' f(1)). \tag{2.4}$$

Applying the Add Skew Lemma to β

We now want to apply the Add Skew Lemma to β . We first show that β satisfies the assumptions of the ASL, by describing how to instantiate the parameters in the assumptions.

Instantiate variables "i" and "j" in the ASL by i' and j', where i' and j' are defined as above. Instantiate "S" in the ASL by ℓ_0 , and "T" by ℓ_1 . Note that we have

$$\ell_1 = \ell_0 + \eta$$
$$= S + \mu \rho \eta$$
$$= S + \mu (j' - i').$$

Thus, β is an execution of duration $\ell_1 = T = S + \mu(j' - i')$. By construction, any message sent between any two nodes k_1 and k_2 that is received in the time interval $(S, T] = (\ell_0, \ell_1]$ in β has delay $\frac{|k_1-k_2|}{2}$, and the hardware clock rate of any node is 1 during time interval $(\ell_0, \ell_1]$ in β . Thus, β satisfies the assumptions of the ASL. Define $\ell_2 = \ell_0 + \frac{1}{\gamma}\eta$, where $\gamma = 1 + \frac{\rho}{4+\rho}$ is defined as in the ASL. Then, by applying the ASL to β , we have the following.

Property 1 There exists an execution α' of duration ℓ_2 , such that the following hold.

- 1. $L_{j'}^{\alpha'}(\ell_2) L_{i'}^{\alpha'}(\ell_2) \ge L_{j'}^{\beta}(\ell_1) L_{i'}^{\beta}(\ell_1) + \frac{j'-i'}{12}$.
- 2. α' and β are identical in time interval $[0, \ell_0]$.
- 3. Every node has hardware clock rate within $[1, \gamma] \subseteq [1, 1 + \frac{\rho}{2}]$ during the time interval $(\ell_0, \ell_2]$ in α' .
- 4. Any message sent between any two nodes k_1 and k_2 that is received during the time interval $(\ell_0, \ell_2]$ in α has delay within $\left[\frac{|k_1-k_2|}{4}, \frac{3|k_1-k_2|}{4}\right]$.

Since α and β are identical up to time ℓ_0 , then by the conclusion 2 of Property 1, α and α' are also identical up to time ℓ_0 . Thus, by combining assumptions 2 and 3 of the Inductive Add Skew Lemma (which bound the message delays and hardware clock rates in α' during the time interval $[0, \ell_0]$), with conclusions 3 and 4 of Property 1 (which bound the message delays and hardware clock rates in α' during $(\ell_0, \ell_2]$), we have

1. Every node has hardware clock rate within $[1, \gamma] \subseteq [1, 1 + \frac{\rho}{2}]$ at all times in α' .

2. Any message sent between any two nodes k_1 and k_2 that is received in α has delay within $\left[\frac{|k_1-k_2|}{4}, \frac{3|k_1-k_2|}{4}\right]$.

So, conclusions 1, 2, and 3 of the Inductive Add Skew Lemma are satisfied. Lastly, by conclusion 1 of Property 1, we have

$$\begin{split} L_{j'}^{\alpha'}(\ell_{2}) - L_{i'}^{\alpha'}(\ell_{2}) &\geq L_{j'}^{\beta}(\ell_{1}) - L_{i'}^{\beta}(\ell_{1}) + \frac{j' - i'}{12} \\ &\geq \frac{\rho\eta}{j - i} (\Gamma - \eta c' f(1)) + \frac{j' - i'}{12} \\ &= \Gamma \frac{\rho\eta}{j - i} - \frac{\rho\eta}{j - i} \eta c' f(1) + \frac{1}{12} \rho\eta \\ &= \Gamma \frac{\rho\eta}{j - i} + \frac{\rho\eta}{j - i} \frac{c(j - i)}{2c' f(1)} c' f(1) + c \rho\eta \\ &= \Gamma \frac{\rho\eta}{j - i} - \frac{c}{2} \rho\eta + c \rho\eta \\ &= (\frac{\Gamma}{j - i} + c_{2}) \rho\eta \\ &= \frac{\rho\eta}{j - i} \Gamma + c_{2}(j' - i') \end{split}$$

Here, the second inequality follows from Equation 2.4, and the final equality follows because $j' - i' = \rho \eta$ by definition. Recall that we defined $c = \frac{1}{12}$, c' = 16, $c_2 = \frac{1}{24}$, and $\eta = \frac{c(j-i)}{2c'f(1)}$. Then, all the other relations follow by simplification. Thus, we see that conclusion 4 of the Inductive Add Skew Lemma is also satisfied, and the lemma is proved.

Let $d \in 1..D - 1$. Let $c_1 = \frac{384f(1)}{\rho}$, and recall that $c_2 = \frac{1}{24}$. Let $K = \lfloor \log_{c_1} \frac{D-1}{d} \rfloor$, and let $D' = d \cdot c_1^K$. Notice that $D' \in [\frac{D-1}{c_1}, D-1]$. By repeatedly applying the Inductive Add Skew Lemma, we have the following.

Lemma 2.8.3 For any $k \in 0..K$, there exists an execution α_k of \mathcal{A} such that the following hold.

- 1. α_k has duration at least $\frac{1}{\rho}$.
- 2. Every node has hardware clock rate within $[1, 1 + \frac{\rho}{2}]$ at all times during α .
- 3. Any message between any pair of nodes k_1 and k_2 that is received during α_k has delay within $\left[\frac{|k_1-k_2|}{4}, \frac{|3|k_1-k_2|}{4}\right]$.
- 4. There exist nodes i_k and j_k such that $j_k = i_k + D' \cdot c_1^{-k}$, and $L_{j_k}^{\alpha_k}(\ell(\alpha_k)) L_{i_k}^{\alpha_k}(\ell(\alpha_k)) \ge c_2(k+1)(j_k i_k).$

Proof. We use induction on k. For k = 0, let α be any execution of \mathcal{A} satisfying the following properties.

- 1. α has duration $\mu D'$.
- 2. The hardware clock rate of any node is 1 at any time in α .
- 3. Any message between any pair of nodes k_1 and k_2 has delay $\frac{|k_1-k_2|}{2}$ in α .

Assume that $L^{\alpha}_{D'+1}(\ell(\alpha)) \geq L^{\alpha}_1(\ell(\alpha))$. That is, assume that node D' + 1 has a higher logical clock than node 1 at the end of α . If this is not the case, we can rename nodes $1, \ldots, D$ as $D, \ldots, 1$, so that the condition holds. We can check that α satisfies the assumptions of the Add Skew Lemma⁸, by setting "i" and "j" in the ASL to 1 and D' + 1, and setting "S" and "T" in the ASL to 0 and $\mu D'$. Let α_0 be the result of applying the ASL to α . Then, it is easy to check that α_0 satisfies the conclusions of the lemma.

Now, assume by induction that the lemma holds up to k-1. We apply the Inductive Add Skew Lemma to α_{k-1} , where we instantiate "i" and "j" in the IASL by i_{k-1} and j_{k-1} , respectively, and instantiate " Γ " of the IASL by $c_2k(j_{k-1} - i_{k-1})$. Define i_k, j_k and α_k to be i', j' and α' from the conclusions of the IASL, respectively, and define $\eta = \frac{j-i}{384f(1)} = \frac{j_{k-1}-i_{k-1}}{384f(1)}$ as in the IASL. From conclusion 4 of the IASL, we have that

$$j_{k} - i_{k} = \rho \eta$$

= $\rho \frac{j_{k-1} - i_{k-1}}{384f(1)}$
= $D'c_{1}^{-(k-1)} \frac{\rho}{384f(1)}$
= $D'c_{1}^{-k}$

The third equation follows because $j_{k-1} - i_{k-1} = D'c_1^{-(k-1)}$ by the inductive hypothesis. Now, conclusions 1 to 3 of the lemma follow from conclusions 1 to 3 of the IASL. Conclusion 4 of the IASL shows that

$$\begin{split} L_{j_k}^{\alpha_k}(\ell(\alpha_k)) - L_{i_k}^{\alpha_k}(\ell(\alpha_k)) & \geq \quad \frac{\rho\eta}{j_{k-1} - i_{k-1}} \Gamma + c_2(j_k - i_k) \\ &= \quad \frac{\rho\eta}{j_{k-1} - i_{k-1}} c_2 k(j_{k-1} - i_{k-1}) + c_2(j_k - i_k) \\ &= \quad \rho\eta c_2 k + c_2(j_k - i_k) \\ &= \quad c_2 k(j_k - i_k) + c_2(j_k - i_k) \\ &= \quad c_k(k+1)(j_k - i_k) \end{split}$$

Thus, conclusion 4 of the lemma holds, and the lemma is proved.

Using Lemma 2.8.3, we get the following.

⁸Note that for the base case, we apply the Add Skew Lemma, not the Inductive Add Skew Lemma.

Corollary 2.8.4 $f(1) = \Theta(elog D)$.

Proof. Let d = 1, and $K = \lfloor \log_{c_1}(D-1) \rfloor$. Then from Lemma 2.8.3, we have that in execution α_K , there are nodes i_K and $j_K = i_K + (D-1)c_1^{-K} = i_K + 1$, such that

$$L_{j_{K}}^{\alpha_{K}}(\ell(\alpha_{K})) - L_{i_{K}}^{\alpha_{K}}(\ell(\alpha_{K})) \geq c_{2}(K+1)(j_{K}-i_{K})$$

= $c_{2}(\log_{\frac{384f(1)}{2}}(D-1)+1).$

Since $d_{i_K,j_K} = 1$, then by the *f*-Gradient Property of \mathcal{A} , we have $f(1) \ge L_{j_K}^{\alpha_K}(\ell(\alpha_K)) - L_{i_K}^{\alpha_K}(\ell(\alpha_K))$. Thus, we have $f(1) \ge c_2(\log_{\frac{384f(1)}{\rho}}(D-1)+1)$. Since $\operatorname{elog}(D)$ is defined such that $\operatorname{elog}(D)^{\operatorname{elog}(D)} = D$, then by solving for f(1), we get that $f(1) = \Theta(\operatorname{elog}(D))$.

We can now complete the proof of Theorem 2.5.2. For any $d \in 1..D-1$, let $K = \lfloor \log_{c_1} \frac{D-1}{d} \rfloor$, and $D' = d \cdot c_1^K$. Then Lemma 2.8.3 shows that in α_K , there are nodes i_K and $j_K = i_K + D'c_1^{-K} = i_K + d$ such that

$$L_{j_{K}}^{\alpha_{K}}(\ell(\alpha_{K})) - L_{i_{K}}^{\alpha_{K}}(\ell(\alpha_{K})) \ge c_{3} \cdot d \cdot \left(\log_{\mathrm{elog}(D)} \frac{D-1}{d} + 1\right)$$

where $c_3 > 1$ is some constant. Thus, the theorem is proved.

Chapter 3

A Clock Synchronization Algorithm

3.1 Introduction

In this chapter, we present an efficient and fault tolerant clock synchronization algorithm (CSA) that satisfies a relaxed form of the gradient property. Chapter 2 showed a lower bound on the gradient achievable by any CSA. The algorithm we present in this chapter is not intended as a complementary upper bound to this lower bound. Indeed, there are several important differences between the models and problem specifications in this chapter and the previous, which are discussed in more detail in Section 3.2.

Our goal in this chapter is to design a CSA that performs well in *wireless networks*, such as sensor or ad-hoc networks. As such networks have grown in importance in recent years, clock synchronization has emerged as a common requirement for many wireless applications. Synchronized clocks are used in medium access protocols such as TDMA, in sensor applications for timestamping data, in tagging data for security, and for many other purposes. In order to function well in a wireless setting, a CSA should be *energy efficient*, *fault tolerant*, and satisfy a *gradient property*. Energy efficiency is needed because wireless devices typically run on battery power, so their primary constraint is not in computational speed or memory, but rather in the number of operations they can perform before their batteries are exhausted. Fault tolerance is necessary because many wireless devices, such as the (proposed) cubic millimeter sized Smart Dust sensor motes [38], are fragile and fault-prone. In addition, the devices may experience intermittent communication failures due to random environmental factors. Finally, as we argued in the previous chapter, the gradient property is important because many wireless applications are local in nature, and thus require tighter clock synchronization for nodes that are closer together.

The clock synchronization algorithm we present in this chapter meets the requirements of a wireless network in the following ways. To minimize energy use, nodes only synchronize with each other at regular intervals, and they avoid sending duplicate or redundant messages. Also, our algorithm performs two types of clock synchronization. First, nodes can synchronize to real time, using a common source of real time such as GPS. However, because access to GPS is power-intensive and not always available, nodes can also synchronize to *each other* in the absence of GPS. We refer to these two types of synchronization as *external* and *internal* synchronization, respectively. Internal synchronization is sufficient in many applications; for example, in TDMA, nodes need to know only the time relative to each other to schedule their broadcasts. Our algorithm is fault tolerant: nodes can crash and recover, and we guarantee that soon after an execution stabilizes, i.e., soon after new crashes and recoveries stop, and nodes have had time to exchange information to bring each other up to date, then nodes become synchronized to real time, and to each other. Finally, our algorithm satisfies a *relaxed* form of the gradient property. It ensures that once an execution stabilizes, and, roughly speaking, two nodes have received the same synchronization information, then the clock skew between the nodes is linear in their distance after stabilization. This last property does not contradict the lower bound we proved in Chapter 2, because there are several differences between the computational model and problem definition in this chapter and that in the preceding. These differences are discussed in the next section.

The remainder of this chapter is organized as follows. In Section 3.2, we compare and contrast some of the results in this chapter and Chapter 2. In Section 3.3, we describe some related work on clock synchronization. In Sections 3.4 and 3.5, we describe our computational model and formally define our problem. We present our algorithm in Section 3.6, and prove some basic properties about the algorithm in Section 3.7. We prove the external and gradient synchronization properties that the algorithm satisfies in Sections 3.8 and 3.9.

The results presented in this chapter appeared in a preliminary form in [12]. We discuss some of the differences between our current presentation and that in [12] at the end of Section 3.3.

3.2 Comparison to Chapter 2

In this section, we describe the main differences between the models and problem specifications in Chapters 2 and 3. In terms of the models, the first difference is that Chapter 2 deals with a static set of nodes, while this chapter assumes that nodes can crash and recover. Secondly, Chapter 2 assumes the communication network is modeled by a complete weighted graph, while this chapter models the network by an arbitrary weighted graph. Thus, in this chapter, a message sent from one node to another may need to go through several intermediate nodes. However, because nodes can crash and recover, the set of paths between two nodes is not fixed until node crashes and recoveries stop. Thus, unlike in Chapter 2, where the distance between each pair of nodes is fixed from the start of any execution, in this chapter, we fix the distance between two (non-neighboring) nodes only after the execution stabilizes. Lastly, unlike in Chapter 2, this chapter assumes that some nodes have access to a GPS source of real time, in addition to having hardware clocks and being able to send and receive messages from other nodes.

Having described the modeling differences between Chapters 2 and 3, we now describe the differences in the problem specifications. Chapter 2 required that the logical clock of every node increase at a rate of at least $\frac{1}{2}$, at all times. In this chapter, nodes are allowed to stop their logical clocks for some period of time. However, the *average* rate of increase of each node's logical clock, over a *sufficiently long* period of time, is at least $1 - \rho > 0$, where ρ is the drift rate of the hardware clocks. This follows from the fact that the logical clock value of any node remains close to real time. Secondly, while Chapter 2 required that the clock skew between two nodes be bounded by a function of their distance at all times in any execution, the algorithm in this chapter is only required to satisfy this property at times when the execution has stabilized, and, roughly speaking, the two nodes have received the same synchronization information. Lastly, in this chapter, we require that after an execution has stabilized for sufficiently long, the logical clock value of any (live) node is close to real time. This property is not required in Chapter 2, since there we do not assume nodes have access to a source of real time like GPS.

3.3 Related Work

In this section, we describe some related work on clock synchronization. NTP [30] is a widely deployed clock synchronization service. NTP relies on a hierarchy of clock servers, and assumes that root servers have access to a correct source of real time. In contrast, our algorithm works in a network with no infrastructure support. Access to real time via GPS exists, but may be intermittent. NTP is more energy intensive than our algorithm, because it sends many messages, and then applies statistical techniques to minimize the effects of message delay uncertainty. Lastly, the fault tolerance mechanism used in NTP is more complex than ours.

Elson *et al.* [11] studied time synchronization in a sensor network. Their algorithm, RBS, relies on physical properties of the radio broadcast medium to reduce message delay uncertainty to almost 0. RBS is able to achieve very tight synchronization between nodes in a single hop network. However, RBS is complicated to implement in a multi-hop network. In addition, RBS is not directly comparable to our algorithm, because it performs *post-hoc* synchronization, in which nodes determine the time of an event some time after it has occurred. Our algorithm performs on-the-fly synchronization, so that we can timestamp an event at the moment it occurs. Lastly, unlike our algorithm, RBS does not synchronize nodes (or events) to real time, and does not achieve

a gradient property.

CesiumSpray [37] is a CSA performing both internal and external synchronization. Like RBS, CesiumSpray achieves high accuracy by relying on near simultaneous message reception by all nodes in a satellite (*i.e.*, single hop) wireless network. However, it is not immediately clear how to implement a similar technique in multi-hop networks like the ones we consider. In addition, CesiumSpray has lower fault tolerance than our algorithm, and does not achieve a gradient property. Fetzer and Cristian [16] also integrate internal and external synchronization. However, their algorithm is more complex than ours because it deals with faulty GPS information. In practice, we think such failures are unlikely to occur.

The algorithm presented in this chapter is based on our earlier work in [12]. The main idea for that algorithm and our current algorithm is the same, though the presentation and proof of correctness have changed significantly. In particular, this chapter provides more precise statements about the types of executions in which we can bound the clock skew, and gives a more rigorous and structured analysis of the algorithm.

3.4 System Model

In this section, we describe the formal model for our algorithm. This section is mostly self-contained, though we refer the reader to Section 2.3 for much of the terminology about Timed I/O Automata, and for some general concepts related to clock synchronization. Recall that for any execution α of a TIOA, and for any state occurrence s in α , $T_{\alpha}(s)$ denotes the real time of occurrence of s. Sometimes we omit the subscript α when the execution is clear from context.

3.4.1 Nodes

We wish to model a dynamic system in which nodes can crash or recover at arbitrary times. To do this, we define V to be the set of *potential nodes*. We model each *node* $C_i, i \in V$, using a TIOA. Sometimes we simply write i to denote C_i . C_i can either be *crashed* or *alive* (we sometimes say *live* instead of alive), and it can change its status at any time. We model a crash by C_i using the input action $crash_i$, which changes the status of C_i from alive to crashed. We model a recovery by C_i using the input action $recover_i$, which changes C_i from crashed to alive. We assume that i starts out alive, and that the environment ensures that $crash_i$ and $recover_i$ occur in alternating order in every execution. We define the following.

Definition 3.4.1 Let α be an execution, let s be a state occurrence in α , and let $i \in V$. Then we say node i is alive after s if one of the following holds.

1. $crash_i$ does not occur before s in α .

2. $crash_i$ occurs before s in α , and $recover_i$ occurs between the last occurrence of $crash_i$ before s, and s.

We denote the set of live nodes after s by alive(s).

Each node $i \in V$ is equipped with a hardware clock $hardware_i$. The value of $hardware_i$ is a real number that is initially 0. It is strictly increasing, and changes as a differentiable function of time. The value of $hardware_i$ is not changed by any discrete step of i. We assume that the hardware clock of every node has *bounded drift*. More precisely, we assume for the remainder of this chapter that there exists a real number ρ , with $0 \leq \rho < 1$, such that the time derivative of $hardware_i$ at all times in any execution is bounded within $[1 - \rho, 1 + \rho]$.

Each node $i \in V$ can send a message m to some other nodes using the *local broadcast* output action $bcast(m)_i$. Also, i can receive message m using the *receive* input action $recv(m)_i$. We let \mathcal{M} represent the set of all messages that any node can send. The properties satisfied by the broadcast and receive actions are described in the next section. Using its hardware clock and the messages it receives from other nodes, i computes a *logical clock value*. Let α be any execution, and let s be a state occurrence in α . Then we denote i's logical clock value in s by $s.logical_i$. We also use the same notational convention to denote the values of other variables. That is, if v is a variable of node i, then we write $s.v_i$ for the value of v at i in s. The goal of a clock synchronization algorithm is to ensure that the logical clock values of the nodes are close to each other, close to real time, or both.

3.4.2 Communication Network

Nodes in V communicate with each other over a message passing network. Let $E \subseteq V \times V$ be the set of *potential communication channels*. This represents the set of channels that nodes can use to communicate when no node has crashed. Given $i \in V$, we say the *neighbors* of i is the set of nodes j such that $(i, j) \in E$. We assume that E is *symmetric*. That is, we assume that for any $i, j \in V$, if $(i, j) \in V$, then $(j, i) \in V$. We let the (symmetric) digraph H = (V, E) be the *communication network*, and we assume that H is (strongly) connected.

We assume that channels do not duplicate or generate spurious messages. We also assume channels have bounded message delay. In particular, we assume that for every $(i, j) \in E$, there exists a $d_{i,j}$ with $0 \leq d_{i,j} < \infty$, such that if $bcast(m)_i$ occurs at time t in an execution, then $recv(m)_j$ occurs sometime within $[t, t + d_{i,j}]$. We call $d_{i,j}$ the distance between i and j. Note that we assume j receives m, even if j has crashed. However, j does not perform any actions in response to m if it has crashed. Notice also that $bcast(m)_i$ is a local broadcast action, because every neighbor j of i performs $recv(m)_i$ after $bcast(m)_i$. For simplicity, we assume that $d_{i,j} = d_{j,i}$, for all $(i, j) \in E$.

3.4.3 GPS Service

We assume that a subset of the nodes $V_G \subseteq V$ are equipped with GPS receivers. We call each node in V_G a *GPS source*. At regular intervals, the GPS sources receive GPS messages informing them of the current real time. These values are then propagated throughout the network using local broadcasts. We model the receipt of a GPS message at a node $i \in V$ by an input action $gps(t)_i$. We assume the GPS service satisfies the following properties.

Assumption 1 (GPS Assumptions) Let $\mu^G > 0$ be a constant, and let α be an execution. Then we have the following.

- 1. Let $t = \mu^G k$, for some $k \in \mathbb{N}$. Then for any $i \in V_G$, the event $gps(t)_i$ occurs at time t in α .
- 2. For any $i \in V$, if $gps(t)_i$ occurs at a time t' in α , then $t' \geq t$.
- Suppose the event gps(t)_i occurs immediately before a state occurrence s of α. Also, suppose that i ∈ alive(s), and crash_i is not the next action by i after s in α. Then for all j such that (i, j) ∈ E, gps(t)_j occurs no later than time T_α(s) + d_{i,j}.

The first assumption says that a GPS message occurs at each GPS source at every integral multiple of μ^{G} 's time, and that the time indicated by the message is accurate. The second assumption says that a GPS message never arrives at a node before the time indicated in the message. The third assumption says that if a GPS message arrives at a live node, and the node does not immediately crash afterwards, then the node propagates the message to its neighbors.

3.4.4 Stability

In this section, we define some terminology related to an execution after all crashes and recoveries have stopped.

Definition 3.4.2 (Stable Execution) Let α be an execution, and let s be a state occurrence in α . Then we say α is stable after s if for all events σ in α that occur after s, we have $\sigma \notin \{crash_i, recover_i\}_{i \in V}$.

Thus, an execution is stable after some point if no nodes crash or recover after that point. After an execution stabilizes, the network graph formed by the communication channels between live nodes no longer changes. In this graph, we can define the *distance* between two live nodes as follows.

Definition 3.4.3 (Distance After Stabilization) Let α be an execution, and let s be a state occurrence in α such that α is stable after s. Let $V^s = alive(s)$, $E^s = E \cap (V^s \times V^s)$, and let the weighted graph $H^s = (V^s, E^s)$. Given $(i, j) \in E^s$, the weight of edge (i, j) is $d_{i,j}$. Given $i, j \in V^s$, define the distance from i to j after s, written $d_{i,j}^s$, to be the weight of a minimum weight path from i to j in H^s , if i and j are connected in H^s , or ∞ otherwise. Note that since $d_{i,j} = d_{j,i}$ for all $(i,j) \in E$, and E is symmetric, then we have $d_{i,j}^s = d_{j,i}^s$ for all $i, j \in V^s$. Also note that if s' is a state occurrence after s in α , then we have $V^s = V^{s'}$, and $d_{i,j}^s = d_{i,j}^{s'}$ for all $i, j \in V^s$. Next, we define the following.

Definition 3.4.4 (Distance to GPS) Let α be an execution, let s be a state occurrence in α such that α is stable after s, and let $i \in V^s$. Write $V_G^s = V_G \cap V^s$. Then we say i's distance to GPS after s is $d_i^{G,s} = \min_{j \in V_G^s} d_{i,j}^s$, if $V_G^s \neq \emptyset$, or ∞ otherwise.

Thus, *i*'s distance to GPS after *s* is the minimum distance from *i* to any live GPS source in H^s , or ∞ if there are no live GPS sources after *s*.

3.5 **Problem Specification**

In the remainder of this chapter, we call our clock synchronization algorithm Synch. Synch is the composition of all the clock synchronization nodes $i \in V$, the communication network, and the GPS service. We now formally define the external and gradient accuracy properties satisfied by Synch.

3.5.1 External Accuracy of Synch

In this section, we separately state lower and upper bound requirements for the logical clock value of any (live) node compared to real time, after an execution stabilizes. We first state the lower bound.

Requirement 1 (External Accuracy Lower Bound) There exist $\lambda, \gamma \in \mathbb{R}^+$ such that the following holds. Let α be an execution of Synch, let s be a state occurrence in α such that α is stable after s, and suppose $V_G^s \neq \emptyset$. Let $i \in V^s$, $\tau_1 = (\lfloor \frac{T(s)}{\mu^G} \rfloor + 1)\mu^G + d_i^{G,s}$, and let s' be a state occurrence in α such that $T(s') > \tau_1$. Then we have $s'.logical_i \geq T(s') - (\lambda \mu^G + \gamma d_i^{G,s})$.

The lower bound requirement says that if we are given an execution that stabilizes after a state occurrence s, and we consider another state occurrence s' sufficiently long after s, then the difference between real time at s' and any node i's logical clock value in s' is bounded by a linear function of μ^{G} , and the distance between i to a live GPS source after s. Here, when we say that s' occurs sufficiently long after s, we mean that s' occurs after time τ_1 , where, informally speaking, τ_1 is defined so that any node that is alive after s receives at least one GPS input between s and τ_1 . Next, we state the upper bound requirement.

Requirement 2 (External Accuracy Upper Bound) There exist $\lambda, \gamma \in \mathbb{R}^+$ such that the following holds. Let α be an execution of Synch, let s be a state occurrence in α such that α is stable after s, and suppose $V_G^s \neq \emptyset$. Let

$$i \in V^s$$
, $D = \max_{j \in V^s} d_j^{G,s}$, $\tau_2 = (\lfloor \frac{T(s)}{\mu^G} \rfloor + 1)\mu^G + D$, $\tau_3 = (1+\rho)\tau_2$

Let s' be a state occurrence such that $T(s') > \tau_3$. Then we have $s'.logical_i \leq T(s') + \lambda \mu^G + \gamma D$.

The upper bound requirement says that in any state that occurs sufficiently long after an execution stabilizes, the difference between a node's logical clock value and real time is bounded by a linear function of μ^G , and the maximum distance between any live node and a live GPS source after stabilization. There are several differences between the upper and lower bound requirements. First, the upper bound requirement only applies to states that occur after time $\tau_3 \geq \tau_1$. Informally speaking, τ_3 is defined so that all the clock skew that may have been created before the stabilization point s has been eliminated by τ_3 . Second, in the upper bound, the difference between a node i's logical clock value and real time is bounded by a function of D, the maximum distance from any live node to a GPS source after stabilization, instead of $d_i^{G,s}$, the distance from i to a live GPS source after stabilization. Informally speaking, the reason for this is that i may sometimes set its global clock to the local clock value of a node that is very far from GPS, even though i itself is close to GPS.

3.5.2 Gradient Accuracy of Synch

We now define the gradient accuracy property that *Synch* satisfies. This property is defined in terms of some internal variables of the nodes of *Synch*. Figure 3-1 shows the actions, variables and constants used by a generic node *i*. The constant μ^{S} represents the period of resynchronization for *i*.

```
C_i, i \in V
Constants
  0 \le \rho < 1
                                                                                           \mu^S \in \mathbb{R}^+
Signature
  Input
                                                                                           Output
                                                                                              \mathbf{bcast}(g,c,p)_i, g,c,p \in \mathbb{R}^{\geq 0}
      recover;
      crash_i
      \mathbf{gps}(g)_i, g \in \mathbb{R}^{\geq 0}
                                                                                           Internal
      \mathbf{recv}(g, c, p)_{j,i}, j \in V, g, c, p \in \mathbb{R}^{\geq 0}
                                                                                              \operatorname{sync}(g,c,p)_i, g,c,p \in \mathbb{R}^{\geq 0}
State
  crashed \in Boolean; initially false
                                                                                           next\_sync \in \mathbb{R}; initially 0
                                                                                           last\_sync \in (\mathbb{R}, \mathbb{R}); initially (0,0)
  hardware \in \mathbb{R}
  max\_qps \in \mathbb{R}; initially 0
                                                                                           send buffer, a queue of elements of type (\mathbb{R}, \mathbb{R}, \mathbb{R});
  local, a dictionary of elements of type \mathbb{R}, keyed by
                                                                                               initially empty
                                                                                           sent, a set of elements of type (\mathbb{R}, \mathbb{R}, \mathbb{R}); initially
       \mathbb{R}; initially empty
  global, a dictionary of elements of type \mathbb{R}, keyed by
                                                                                               empty
       \mathbb{R}; initially empty
  mpast \in \mathbb{R}; initially 0
```

Figure 3-1: The constants, signature and states of clock synchronization automaton C_i .

Though it is typical to specify the behavior of an algorithm in terms of only the traces of its

external interface, we define the gradient accuracy between a pair of nodes i and j in terms of the states of i and j, because this permits a simpler and more concise description of the types of situations under which the gradient accuracy property holds. Indeed, because we have made no assumptions about the magnitudes of μ^S and μ^G , *i.e.*, the period of resynchronization and GPS input to the nodes, it appears difficult to give a compact description of the type of executions in which two nodes can maintain gradient accuracy, simply in terms of the synchronization messages that are sent or received by the nodes, the arrival of GPS inputs at nodes, and the crashes and recoveries of nodes before stabilization.

In a "typical" implementation of our algorithm, we expect to have $\mu^S \ll \mu^G$, *i.e.*, the period of resynchronization between nodes should be much smaller than the period of GPS inputs. In addition, the distance between any pair of nodes after an execution stabilizes should be much smaller than μ^S . In such a setting, *Synch* will operate in approximate "rounds", where in each round, the node with the fastest clock will send a synchronization message that floods through the network, causing the slower nodes to adopt the faster node's clock value. In this case, we can say that once the synchronization flood for a round has reached all the nodes, then the clock skew between any pair of nodes is linear in their distance. However, this characterization of the behavior of *Synch* becomes less accurate as the distances between nodes get larger compared to μ^S , or as μ^S gets larger compared to μ^G . Thus, we choose to express the gradient accuracy requirement of *Synch* more simply in terms of the states of the nodes.

Requirement 3 (Gradient Accuracy) There exist $\lambda, \gamma \in \mathbb{R}^+$ such that the following holds. Let α be an execution of Synch, and let s be a state occurrence in α such that α is stable after s. Let $i, j \in V^s$, let s' be a state occurrence in α after s, and suppose that the following hold.

- 1. Let s_i be the first state occurrence in α such that $s_i.last_sync_i = s'.last_sync_i$. Then we have $T(s_i) \in (T(s), T(s') d_{i,j}^s)$.
- 2. Let s_j be the first state occurrence in α such that $s_j.last_sync_j = s'.last_sync_j$. Then we have $T(s_j) \in (T(s), T(s') d_{i,j}^s)$.
- 3. $s'.mpast_i = s'.mpast_j$.

Then we have $|s'.logical_i - s'.logical_j| \leq \lambda \mu^S + \gamma d_{i,j}^s$.

In the above requirement, s_i (resp., s_j) is the state occurrence in which the internal state variable $last_sync_i$ (resp., $last_sync_j$) was first set to the value that it has in s'. Note that s_i and s_j both occur no later than s'. The gradient accuracy requirement says that if an execution is stable after s, then given s' occurring after the time of s, if both s_i and s_j occur after s, and at least $d_{i,j}^s$ time before s', and if the values of $mpast_i$ and $mpast_j$ are equal in s', then the logical clock skew between i and j in s' is bounded by a linear function in μ^S and $d_{i,j}^s$. The roles of $last_sync$ and mpast

will be described in detail in Section 3.6, when we describe our algorithm. Roughly speaking, they capture the latest synchronization information known to a node. The idea for the assumptions of the gradient accuracy property is that if *i* and *j* both received their latest synchronization information after the execution stabilized, and at least $d_{i,j}^s$ time before *s'*, then *i* and *j* will have a chance to exchange their latest synchronization information before *s'*, so that their skew will be linear in μ^S and $d_{i,j}^s$ at *s'*.

3.6 The Algorithm

In this section, we describe the Synch clock synchronization algorithm. Every node i in Synch behaves in the same way. The pseudo-code for a generic node i is shown in Figure 3-2. Below, we describe how i operates.

3.6.1 Preliminaries

The pseudo-code uses stopping conditions to describe the trajectories of *i*. Please see [22] for a detailed description of stopping conditions. In brief, a stopping condition is a predicate such that time cannot advance when the predicate is satisfied; in order for further trajectories to occur, an event must first occur to falsify the predicate. For example, the stopping condition in Figure 3-2 is the predicate $(local(max_gps) \ge next_sync) \lor (send_buffer \neq \emptyset)$. If $local(max_gps) \ge next_sync$ holds in a state, then an action, *e.g.* $sync(*, *, *)_i$, must occur to falsify the predicate in order for further trajectories to occur. If $send_buffer \neq \emptyset$, then an action, *e.g.* $bcast(*, *, *)_i$, must occur to falsify the predicate and enable further trajectories.

We define a dictionary as a data structure that supports the operations insert, lookup, modify and delete. Our definitions are standard, and are included for completeness. All the operations for a dictionary are based on keys and values. Let D be a dictionary, and suppose we insert a value v into D with key k. Then the lookup operation D(k) returns v, the modify operation $D(k) \leftarrow v'$ sets the value associated with k to v', and the delete operation del(D, k) removes the key k and its associated value from D. We let keys(D) denote the set of keys in D. We adopt the convention that D(k) = -1 for any $k \notin keys(D)$. This does not cause problems in our later usage of dictionaries, because we will only associate keys in the dictionary with nonnegative values. This convention is used to simplify some of our notation later on.

Given a k-tuple v, where $k \in \mathbb{Z}^+$, we use v_i to denote the *i*'th coordinate of v. For example, if v = (2, 3, 4), then $v_2 = 3$.

$C_i, i \in V$ Constants

$0\leq \rho < 1$

State

 $crashed \in Boolean;$ initially false $hardware \in \mathbb{R}$ $max_gps \in \mathbb{R};$ initially 0 local, a dictionary of elements of type \mathbb{R} , keyed by $\mathbb{R};$ initially empty global, a dictionary of elements of type \mathbb{R} , keyed by $\mathbb{R};$ initially empty $mpast \in \mathbb{R};$ initially 0

Derived Variables

 $\begin{array}{l} mlocal \leftarrow \max local \\ mglobal \leftarrow \max global \end{array}$

Transitions

input $\mathbf{recover}_i$ Effect: $crashed \leftarrow false$

input \mathbf{crash}_i

```
input \mathbf{recv}(g, c, p)_{j,i}
Effect:
   if \neg crashed then
     switch
       case g > max\_gps:
        max\_gps \leftarrow g
        local(g) \leftarrow g
        global(g) \leftarrow c
         last_sync \leftarrow (g, c)
        next\_sync \leftarrow c + \mu^S
       case g = max\_gps:
        global(g) \leftarrow \max(global(g), c)
        case g < max\_gps:
        global(g) \gets \max(global(g), c)
     mpast \leftarrow \max(mpast, mlocal, mglobal, p)
     if (g, c, mpast) \not\in sent then
       enqueue (g, c, mpast) in send_buffer
       add (g, c, mpast) to sent
```

Trajectories

Satisfies unchanged: crashed, max_gps, mpast, last_sync, next_sync sent_buffer, sent

 $1 - \rho \le d(hardware) \le 1 + \rho$

$\mu^S \in \mathbb{R}^+$

 $\begin{array}{l} next_sync \in \mathbb{R}; \mbox{ initially } 0 \\ \texttt{last_sync} \in (\mathbb{R}, \mathbb{R}); \mbox{ initially } (0,0) \\ send_buffer, \mbox{ a queue of elements of type } (\mathbb{R}, \mathbb{R}, \mathbb{R}); \\ \mbox{ initially empty } \end{array}$

sent, a set of elements of type $(\mathbb{R}, \mathbb{R}, \mathbb{R})$; initially empty

 $logical \gets \max(local(max_gps), global(max_gps), mpast)$

 $\begin{array}{l} \operatorname{input} \mathbf{gps}(g)_i \\ \operatorname{Effect:} & \operatorname{if} \neg crashed \ \operatorname{then} \\ & \operatorname{if} g > max_gps \ \operatorname{then} \\ & max_gps \leftarrow g \\ & local(g) \leftarrow g \\ & global(g) \leftarrow g \\ & mpast \leftarrow \max(mpast, mlocal, mglobal) \\ & \mathtt{last_sync} \leftarrow (g, g) \\ & next_sync \leftarrow (\lfloor \frac{g}{\mu S} \rfloor + 1) \mu^S \end{array}$

 $\begin{array}{l} \text{internal } \mathbf{sync}(g,c,p)_i \\ \text{Precondition:} \\ \neg crashed \\ c = next_sync \\ g = max_gps \\ c = local(max_gps) \\ p = mpast \\ \text{Effect:} \\ global(g) \leftarrow c \\ \text{enqueue } (g,c,p) \text{ in } send_buffer \\ \text{add } (g,c,p) \text{ to } sent \\ \texttt{last_sync} \leftarrow (g,c) \\ next_sync \leftarrow c + \mu^S \end{array}$

output $bcast(g, c, p)_i$ Precondition: $\neg crashed$ $send_buffer$ is not empty (g, c, p) = head of $send_buffer$ Effect: remove head of $send_buffer$

 $\begin{aligned} \forall g \in keys(local) : \\ & \text{if } \neg crashed \land (g = max_gps) \text{ then } \\ & d(local(g) - hardware) = 0 \\ & d(global(g) - \frac{1-\rho}{1+\rho}hardware) = 0 \\ & \text{else} \\ & d(local(g)) = 0 \\ & d(global(g)) = 0 \end{aligned}$

Stops when

 $(\hat{l}ocal(max_gps) \geq next_sync) \lor (send_buffer \neq \emptyset)$



3.6.2 Algorithm Description

We begin by describing the general idea of the *Synch* algorithm, and later give a more detailed description of the variables and actions it uses. Consider the following simple synchronization algorithm, based on an algorithm from [22], which motivates *Synch*: Each node estimates the current real time using a "local" clock. It also estimates the *maximum* local clock of any node (including itself) using a "global" clock. The node periodically sends its neighbors its local clock value, and it updates its global clock when it receives a local clock value from another node. The local clock increases at the same rate as the node's hardware clock, while the global clock increases at a slightly slower rate, to ensure that it does not overestimate the maximum local clock value. The logical clock value of the node is the maximum of its local and global clock values.

The Synch algorithm is an extension of this idea, with mechanisms to incorporate GPS inputs and deal with node crashes. In Synch, instead of having a single local clock value, each node imaintains a dictionary of local clock values, called *local*. Each key g in *local* is a GPS value that ihas heard about, either directly through a GPS input, or indirectly via a synchronization message from some other node. *local(g)* represents i's estimate of real time, using GPS value g. Each time i hears a new GPS value g', it adds a new value and key, both initialized to g', to *local*. i then increases *local(g')* at the same rate as its hardware clock, while it does not increase *local(g)*, for any g < g'. The idea is that when i gets a newer GPS value, it can obtain a more accurate estimate of real time using this value.

i also maintains a dictionary of global clock values, called *global*. Again, each key *g* in *global* represents a GPS value that *i* has heard about either directly or indirectly, and *global(g)* represents *i*'s estimate of the maximum $local(g)_j$ value, for any $j \in V$; that is, global(g) is *i*'s estimate of the maximum estimate for real time using *g* by any node (including *i*). If *g'* is the maximum GPS value that *i* has heard about, then global(g') increases at a slightly slower rate than *i*'s hardware clock, while global(g) does not increase, for any g < g'. Let max_gps be the maximum GPS value that *i* has heard. Then *i*'s logical clock value equals the maximum of the values $local(max_gps), global(max_gps)$, and mpast. The role of mpast is described in the following paragraph.

We now describe the variables (and derived variables) used by node *i* in more detail. hardware and logical are *i*'s hardware and logical clock values, respectively. max_gps is the largest GPS value that *i* has heard about. local and global are dictionaries of real values that are keyed by real values, and whose roles were previously described. mpast is a variable whose value is modified only by some actions of *i* (and not by any trajectory of *i*). Each time mpast is increased in an action, its value becomes the maximum $local(g)_j$ or $global(g)_j$, for any $j \in V$ and any *g*, that *i* knows about up to and including the occurrence of the action. Thus, mpast represents a "snapshot" of the maximum clock value at any node, at the occurrence of an action of *i*. next_sync is defined so that when *i*'s $local(max_qps)$ value reaches $next_sync$, *i* will send a synchronization message to its neighbors. $next_sync$ is always an integral multiple of a positive constant μ^S . last_sync is a pair of real numbers, where the first number equals max_gps , and the second number is the largest value of $local(max_gps)$ that *i* has sent to or received from a neighbor. last_sync is used to simplify some of our proofs later, but does not have a functional role in the Synch algorithm. As a reminder of this fact, we write last_sync in a different font. $send_buffer$ is a queue of messages for *i* to send, and sent is the set of messages that *i* has ever sent out. sent is used to ensure *i* does not send the same message more than once. *i*'s derived variables mlocal and mglobal are the maximum values in *local* and *global*, respectively.

We now describe *i*'s actions in more detail. *i* crashes and recovers via the input actions crash and recover, respectively. When *i* crashes, it resets all the contents of its memory (except hardware, which the actions of *i* cannot change), and sets crashed to true. When *i* recovers, it sets crashed to false. In all the actions of *i* that we describe below, assume that crashed = false. Otherwise, all of the actions do nothing.

The action gps(g) is an input from the GPS service informing *i* that the current real time is *g*. If $g \leq max_gps$ when gps(g) occurs, then *i* has already received a larger GPS value, and so *i* does nothing. If $g > max_gps$, then *i* sets max_gps , local(g) and global(g) to *g*. *i* increases local(g) at the same rate as hardware; we say *i* runs local(g). *i* does not increase local(g'), for any $g' \in keys(local)$ such that g' < g; we say that *i* stops local(g'). Intuitively, the idea is that *i* should be able to obtain a better estimate of real time from local(g) than from local(g'), for g' < g. *i* also runs global(g), and stops global(g'), for all g' < g. However, *i* increases global(g) at a rate of only $\frac{1-\rho}{1+\rho}$ times its hardware clock rate. Recall that global(g) represents *i*'s estimate of $max_{j\in V} local(g)_j$. The rate of $max_{j\in V} local(g)_j$, even if *i*'s hardware clock runs at the maximum rate of $1 + \rho$, while the hardware clocks of the other nodes run at their minimum rate of $1 - \rho$. *i* sets mpast to the maximum of its current value, and mlocal and mglobal. Finally, *i* sets last_sync to (g, g), and sets $next_sync$ to the smallest integral multiple of μ^S larger than *g*, indicating that it plans to synchronize with its neighbors at that time.

i synchronizes with its neighbors using the internal action sync(g, c, p). This action is triggered when *i*'s $local(max_gps)$ value reaches $next_sync$. When synchronizing, *i* sends a message containing (g, c, p), where $g = max_gps$, $c = local(max_gps)$, and p = mpast, to its neighbors. *i* sets last_sync to (g, c), to record the largest synchronization values that it has sent. Lastly, *i* sets the time at which its next synchronization is triggered to $c + \mu^S$.

i receives a synchronization message from a neighbor j in the input action $recv(g, c, p)_{j,i}$. Here, g is the largest GPS value that a node k has heard, c is the local clock value based on g at k, and pis the maximum local or global clock value that j has heard in any action. It is possible that $j \neq k$, because j may be propagating a synchronization message that originated from k. There are three cases in this action. In the first case, we have $g > max_gps$. Here, *i* does essentially the same things as it does in a gps(g) action when $g > max_gps$, though *i* sets global(g) to *c* instead of to *g*. In the second case, we have $g = max_gps$. Here, *i* sets global(g) to the maximum of its current value and *c*, and sets the second coordinate of last_sync to be the maximum of its current value and *c*, to record the largest value of $local(max_gps)$ that *i* has sent or received. Also, *i* sets $next_sync$ to be the maximum of its current value, and $c + \mu^S$. The idea is that if $c \ge next_sync$, then *i* can simply propagate (g, c, mpast) to its neighbors, instead of initiating its own synchronization message when $local(max_gps)$ reaches (the old value of) $next_sync$. In the last case, we have $g < max_gps$, and *i* sets global(g) to the maximum of its current value and *c*. Finally, in all cases, *i* sets mpast to the maximum of its current value, mlocal, mglobal and *p*. Also, *i* checks that $(g, c, mpast) \notin sent$, meaning that *i* has not sent out this message before. If $(g, c, mpast) \notin sent$, then *i* broadcasts (g, c, mpast) to its neighbors, and adds (g, c, mpast) to sent.

As stated earlier, *i*'s derived variables *mlocal* and *mglobal* are the maximum values in *local* and *global*, respectively. *i*'s logical clock value *logical* is the maximum value among *local(max_gps)*, *global(max_gps)*, and *mpast*.

3.7 Basic Properties of Synch

Before proving the accuracy properties of Synch in the next two sections, we first prove some basic properties about Synch. The first lemma says that at any point in an execution, the set of keys in $local_i$ and $global_i$ for a node i are the same.

Lemma 3.7.1 Let α be an execution, let s be a state occurrence in α , and let $i \in V$. Then we have $keys(s.local_i) = keys(s.global_i)$.

Proof. By inspection of *Synch*, we see that whenever a key is added to *local*_i, the same key is added to *global*_i, and vice versa. Thus, the lemma follows. \Box

In light of Lemma 3.7.1, we define $keys_i(s) \equiv keys(s.local_i) = keys(s.global_i)$ for the set of keys in $local_i$ or $global_i$, in state occurrence s. The following lemma says that in any state occurrence, for any node $i \in V$, $mpast_i$ is always at least as large as $local_i(g)$ and $global_i(g)$, for any g except possibly $g = max_gps_i$.

Lemma 3.7.2 Let α be an execution, let s be a state occurrence in α , and let $i \in V$. Let $g \in keys_i(s)$, and suppose $g \neq s.max_gps_i$. Then we have the following.

- 1. $s.mpast_i \ge s.(local_i(g)).$
- 2. $s.mpast_i \ge s.(global_i(g)).$

Proof. By inspection of Synch, we see that each time *i* adds a key to $local_i$ and $global_i$, in either a $gps(*)_i$ or $recv(*, *, *)_{*,i}$ action, we have $mpast \ge \max(mlocal_i, mglobal_i) \ge \max(local_i(g), global_i(g))$, where $g \ne max_gps_i$ Thus, the lemma holds. \Box

The next lemma says that in any state occurrence s, the value of *mpast* at any node is not more than the maximum local or global clock value, at any node, in any state occurrence up to and including s.

Lemma 3.7.3 Let α be an execution, let s be a state occurrence in α , let S be the set of state occurrences up to and including s in α , and let $i \in V$. Then we have

$$s.mpast_i \le \max_{s' \in S, j \in V, g \in \mathbb{R}^+} \max(s'.(local_j(g)), s'.(global_j(g))).$$

Proof. By inspection of Synch, we see that whenever i modifies $mpast_i$, it is set to the maximum of its current value, $mlocal_i$, $mglobal_i$, and possibly p, where p equals $mpast_j$, for some node $j \in V$. From this, the lemma follows.

The following theorem states that the logical clock value of any node never decreases in any interval of an execution, unless the node fails during the interval. This property is required for many applications using clock synchronization.

Theorem 3.7.4 Let α be an execution, let $i \in V$, and let s and s' be state occurrences in α such that s' occurs after s. Suppose crash_i does not occur between s and s'. Then we have $s'.logical_i \geq s.logical_i$.

Proof. By definition, we have $logical_i = max(local_i(max_gps_i), global_i(max_gps_i), mpast_i)$. By inspection of Synch, we see that $mpast_i$ never decreases unless *i* crashes, and so $logical_i$ does not decrease after any discrete step between *s* and *s'* that only modifies $mpast_i$. Also, since the trajectories of *i* only increase $local_i(max_gps)_i$ and $global_i(max_gps_i)$, then $logical_i$ does not decrease after any trajectory of *i*. Lastly, we show that $logical_i$ does not decrease after any discrete step between *s* and *s'* that modifies not decrease after any discrete step between *s* and *s'* that modifies $local_i(max_gps)_i$ or $global_i(max_gps_i)$.

Suppose a step ϵ of *i* between *s* and *s'* modifies $local_i(max_gps)_i$ or $global_i(max_gps_i)$. By assumption, this step does not occur in $crash_i$. Then, we see by inspection of Synch that either the value of max_gps_i does not change, in which case $local_i(max_gps)_i$ and $global_i(max_gps_i)$ do not decrease, or max_gps_i increases. In the latter case, we see that *i* always performs $mpast_i \leftarrow$ $max(mpast_i, mlocal_i, mglobal_i, *)$, where * represents possibly some other values. Since $mlocal_i \ge$ $local_i(max_gps_i)$ and $mglobal_i \ge global_i(max_gps_i)$ before ϵ , then we have $mpast_i \ge local_i(max_gps_i)$ and $mpast_i \ge global_i(max_gps_i)$ after ϵ , and so $logical_i$ does not decrease after ϵ . From this and the earlier facts, the theorem follows. \Box

3.8 Proof of External Accuracy of Synch

In this section, we separately prove lower and upper bounds on the external accuracy of Synch. Before proving the lower bound, we first state the following lemma. Consider a time τ_1 sufficiently long after an execution stabilizes. Then the lemma says that in any state occurrence after τ_1 , for any node *i*, the value of max_gps_i is not much less than the real time, the time at which *i* receives max_gps_i is not much more than max_gps_i, and the amount of time since *i* received max_gps_i is not too large.

Lemma 3.8.1 Let α be an execution of Synch, let s be a state occurrence in α such that α is stable after s, and suppose $V_G^s \neq \emptyset$. Let $i \in V^s, d = d_i^{G,s}$, and $\tau_1 = (\lfloor \frac{T(s)}{\mu^G} \rfloor + 1)\mu^G + d$. Let s' be a state occurrence such that $T(s') > \tau_1$. Let s_i be the first state occurrence in α such that $s_i.max_gps_i = s'.max_gps_i$. Then we have the following.

- 1. $s'.max_gps_i \ge (\lfloor \frac{T(s')-d}{\mu^G} \rfloor)\mu^G.$
- 2. $T(s_i) s' \cdot max_gps_i \leq d_i^{G,s}$.
- 3. $T(s') T(s_i) \le \mu^G + d$.

Proof. We prove each part of the lemma separately. Let $t_s = T(s), t = T(s'), \overline{t} = (\lfloor \frac{t-d}{\mu^G} \rfloor) \mu^G$, $t_i = T(s_i)$, and $g = s'.max_gps$.

1. Since $t > \tau_1$, we have

$$\overline{t} > (\lfloor \frac{\tau_1 - d}{\mu^G} \rfloor) \mu^G = (\lfloor \frac{t_s}{\mu^G} \rfloor + 1) \mu^G \ge t_s.$$

Also, we have $t - d \ge \lfloor \frac{t - d}{\mu^G} \rfloor \mu^G = \overline{t}$, and so $t - \overline{t} \ge d$.

By assumption, we have $V_G^s \neq \emptyset$. Choose an arbitrary $j \in V_G^s$. Since \overline{t} is an integral multiple of μ^G , then by part 1 of Assumption 1, $gps(\overline{t})_j$ occurs at time \overline{t} . Also, since $\overline{t} > t_s$, then $gps(\overline{t})_j$ occurs after the stabilization point s, and so by part 3 of Assumption 1, $gps(\overline{t})_i$ occurs no later than time $\overline{t} + d \leq t$. Thus, we have $g \geq \overline{t}$, and the first part of the lemma follows.

- 2. By part 1 of the lemma, we have $g \ge \overline{t}$. Since $\overline{t} > t_s$, then it follows from part 3 of Assumption 1 that $gps(g)_i$ occurs at most $d_i^{G,s}$ time after g. Thus, we have $T(s_i) g \le d_i^{G,s}$.
- 3. Since $g \ge \overline{t}$ by part 1 of the lemma, and $gps(g)_*$ does not occur before time g, then we have $t_i \ge \overline{t}$. Now, we have

$$\overline{t} + \mu^G + d = (\lfloor \frac{t-d}{\mu^G} \rfloor + 1)\mu^G + d \ge t - d + d = t.$$

Thus, we get $t - t_i \leq t - \overline{t} \leq \mu^G + d$.

We now prove a lower bound on the external accuracy of *Synch*. The following theorem says that if we consider any point sufficiently long after an execution stabilizes at a point *s*, then the difference between real time and the logical clock value of any node *i* is at most a linear function of μ^{G} and $d_{i}^{G,s}$.

Theorem 3.8.2 (External Accuracy Lower Bound) Let α be an execution of Synch, let s be a state occurrence in α such that α is stable after s, and suppose $V_G^s \neq \emptyset$. Let $i \in V^s$, $\tau_1 = (\lfloor \frac{T(s)}{\mu^G} \rfloor + 1)\mu^G + d_i^{G,s}$, and let s' be a state occurrence such that $T(s') > \tau_1$. Then we have $s'.logical_i \geq T(s') - (\rho\mu^G + (1 + \rho)d_i^{G,s})$.

Proof. The main idea of the proof is that after α has stabilized for sufficiently long, i gets a GPS input at least once every $\mu^G + d_i^{G,s}$ time, and so i can refresh its value of $local_i(max_gps_i)$. In addition, since the execution has stabilized, i receives a GPS input at most $d_i^{G,s}$ time after it is sent from a source. Thus, since $logical_i \geq local_i(max_gps_i)$, i's logical clock is never more than $\rho(\mu^G + d_i^{G,s}) + d_i^{G,s} = \rho\mu^G + (1+\rho)d_i^{G,s}$ behind real time.

Formally, let $g = s'.max_gps_i$, and let s_i be the first state occurrence in α such that $s_i.max_gps_i = g$. *g*. Then for all state occurrences s'' between s_i and s', we have $s''.max_gps_i = g$. By inspection of *Synch*, we have $s_i.(local_i(g)) = g$. Then, since $local_i(g)$ increases at a rate of at least $1 - \rho$ between s_i and s', we get

$$s'.(local_i(g)) \geq g + (T(s') - T(s_i))(1 - \rho)$$

$$\geq T(s') - T(s_i) + g - (T(s') - T(s_i))\rho$$

$$\geq T(s') - d_i^{G,s} - (\mu^G + d_i^{G,s})\rho$$

$$= T(s') - (\rho\mu^G + (1 + \rho)d_i^{G,s}).$$

The last inequality follows because $T(s_i) - g \le d_i^{G,s}$ and $T(s') - T(s_i) \le \mu^G + d_i^{G,s}$ by Lemma 3.8.1.

Before proving an upper bound on the external accuracy of Synch, we first prove two lemmas. The first lemma says the following. Suppose an execution is stable after a state occurrence s. Let s' be another state occurring sufficiently long after s, let S be the set of all state occurrences up to and including s', and let $s_0 \in S$. Consider any local or global clock value based on a GPS value $g \leq T(s)$. Then in state s_0 , that clock value is at most T(s').

Lemma 3.8.3 Let α be an execution of Synch, let s be a state occurrence in α such that α is stable after s, and suppose $V_G^s \neq \emptyset$. Let

$$D = \max_{i \in V^s} d_i^{G,s}, \quad \tau_2 = (\lfloor \frac{T(s)}{\mu^G} \rfloor + 1)\mu^G + D, \quad \tau_3 = (1+\rho)\tau_2.$$

Let s' be a state occurrence in α such that $T(s') > \tau_3$, and let S be the set of all state occurrences in α up to and including s'. Then we have

$$\max_{s_0 \in S, i \in V, g \le T(s)} \max(s_0.(local_i(g)), s_0.(global_i(g))) \le T(s').$$

Proof. The basic idea for the proof is the following. τ_2 is defined so that any node that is alive after s will receive at least one GPS input between s and τ_2 . Such a GPS input causes the node to stop any local or global clock it has based on a GPS value g < T(s). So, after time τ_2 , the maximum value of any local or global clock based on a g < T(s) is $\tau_2(1 + \rho) = \tau_3 < T(s')$, and so the lemma holds.

Formally, fix $s_0 \in S, i \in V$, and $g \leq T(s)$. Consider two cases, either $i \notin V^s$, or $i \in V^s$.

If $i \notin V^s$, then since $local_i(g)$ and $global_i(g)$ increase at a rate of at most $1 + \rho$ during the time interval [0, T(s)], we have

$$\max(s_0.local_i(g), s_0.global_i(g) \leq T(s)(1+\rho)$$

$$< \tau_2(1+\rho)$$

$$< T(s').$$

Thus, if $i \notin V^s$, then the lemma holds.

If $i \in V^s$, then let $\tau'_2 = \tau_2 - D = (\lfloor \frac{T(s)}{\mu^G} \rfloor + 1)\mu^G$. Choose an arbitrary $j \in V^s_G$. By part 1 of Assumption 1, $gps(\tau'_2)_j$ occurs at time τ'_2 . Since $\tau'_2 > T(s)$, then by part 3 of Assumption 1, $gps(\tau'_2)_{i'}$ occurs no later than time $\tau'_2 + D \leq \tau_2$, for every $i' \in V^s$. So, for any state occurrence s'' such that $T(s'') > \tau_2$, we have $s''.max_gps_{i'} \geq \tau'_2 > T(s) \geq g$. Thus, we see that every $i' \in V^s$ stops $local_{i'}(g)$ and $global_{i'}(g)$ after time τ_2 . From this, and from the fact that the rate of increase of $local_{i'}(g)$ and $global_{i'}(g)$ in any trajectory is at most $1 + \rho$ during the time interval $[0, \tau_2]$, we get that

$$s_0.local_{i'}(g) \le (1+\rho)\tau_2 = \tau_3 < T(s'),$$
 $s_0.global_{i'}(g) \le (1+\rho)\tau_2 = \tau_3 < T(s').$

Setting i' = i, the lemma is proved.

The next lemma says the following. Suppose an execution is stable after a state occurrence s. Let s' be another state occurring sufficiently long after s, let S be the set of all state occurrences up to and including s', and let $s_0 \in S$. Consider any local or global clock value based on a GPS value g > T(s). Then in state s_0 , that clock value is at most $T(s') + \rho(\mu^G + D)$, where D is the maximum distance from any live node to a GPS source after s.

Lemma 3.8.4 Let α be an execution of Synch, let s be a state occurrence in α such that α is stable

after s, and suppose $V_G^s \neq \emptyset$. Let

$$D = \max_{i \in V^s} d_i^{G,s}, \quad \tau_2 = (\lfloor \frac{T(s)}{\mu^G} \rfloor + 1)\mu^G + D, \quad \tau_3 = (1+\rho)\tau_2.$$

Let s' be a state occurrence in α such that $T(s') > \tau_3$, and let S be the set of all state occurrences in α up to and including s'. Then we have

$$\max_{s_0 \in S, i \in V, g > T(s)} \max(s_0.(local_i(g)), s_0.(global_i(g))) \le T(s') + \rho(\mu^G + D).$$

Proof. The basic idea for the proof is the following. After s, the live GPS sources will send a GPS value once every μ^G time. Any such message takes at most D time to arrive at a live node. Thus, every node alive after s receives a new GPS value at least once every $\mu^G + D$ time. In the intervening time, its local or global clock (based on a g > T(s)) can exceed real time by at most $\rho(\mu^G + D)$. Thus, the lemma follows.

Formally, fix $s_0 \in S$, $i \in V$ and g > T(s). Consider two cases, either $i \notin V^s$, or $i \in V^s$. In the first case, using the same reasoning as in Lemma 3.8.4, we have $\max(s_0.(local_i(g)), s_0.(global_i(g)) \leq T(s'))$, and so the lemma holds.

Next, suppose $i \in V^s$. Let s_1 be the first state occurrence in α such that there exists $j \in V^s$ such that $s_1.max_gps_j = g$. It suffices to consider s_0 occurring after s_1 , since otherwise $g \notin keys_i(s_0)$, and we have $local_i(g) = -1$ and $global_i(g) = -1$. Consider two cases, either $g \ge T(s') - D - \mu^G$, or $g < T(s') - D - \mu^G$.

Suppose first that $g \ge T(s') - D - \mu^G$. Then we have

$$\max(s_0.local_i(g), s_0.global_i(g)) \leq g + (T(s_0) - T(s_1))(1 + \rho)$$

$$\leq g + (T(s') - T(s_1))(1 + \rho)$$

$$\leq T(s_1) + T(s') - T(s_1) + \rho(T(s') - T(s_1))$$

$$\leq T(s') + \rho(T(s') - g)$$

$$\leq T(s') + \rho(D + \mu^G).$$

The second inequality follows because s_0 occurs no later than s'. The third and fourth inequalities both follow because $T(s_1) \ge g$, by part 2 of Assumption 1. The last inequality follows because we assumed $g \ge T(s') - D - \mu^G$. Thus, the lemma holds when $g \ge T(s') - D - \mu^G$.

Next, suppose $g < T(s') - D - \mu^G$. Let $g' = g + \mu^G < T(s')$, and let s_2 be the first state occurrence in α such that for all $j \in V^s$, we have $s_2.max_gps_j \ge g'$. Then, for every $j \in V^s$, j does not start to run $local_j(g)$ or $global_j(g)$ before s_1 , and j stops $local_j(g)$ and $global_j(g)$ no later than s_2 . We claim that $T(s_2) - T(s_1) \le \mu^G + D$. Indeed, we have that for every $j \in V^s$, $gps(g')_j$ occurs no later than time $g' + D = g + \mu^G + D \le T(s_1) + \mu^G + D$. These facts implies that

$$\max(s_0.local_i(g), s_0.global_i(g)) \leq g + (T(s_2) - T(s_1))(1 + \rho)$$

$$\leq g + T(s_2) - T(s_1) + \rho(T(s_2) - T(s_1))$$

$$\leq g + \mu^G + D + \rho(\mu^G + D)$$

$$\leq T(s') + \rho(\mu^G + D).$$

The last inequality follows because we assumed $g < T(s') - D - \mu^G$. Thus, the lemma is proved. \Box

We now prove an upper bound on the external accuracy of *Synch*. The following theorem says that if we consider any point sufficiently long after an execution stabilizes at a point *s*, then the difference between the logical clock value of any node and real time is at most a linear function of μ^{G} and *D*, where *D* is the maximum distance from any live node to a live GPS source after *s*.

Theorem 3.8.5 (External Accuracy Upper Bound) Let α be an execution of Synch, let s be a state occurrence in α such that α is stable after s, and suppose $V_G^s \neq \emptyset$. Let

$$i \in V^s$$
, $D = \max_{j \in V^s} d_j^{G,s}$, $\tau_2 = (\lfloor \frac{T(s)}{\mu^G} \rfloor + 1)\mu^G + D$, $\tau_3 = (1+\rho)\tau_2$.

Let s' be a state occurrence such that $T(s') > \tau_3$. Then we have $s'.logical_i \leq T(s') + \rho(\mu^G + D)$.

Proof. By definition, we have $s'.logical_i = \max(s'.local_i(s'.max_gps_i), s'.global_i(s'.max_gps_i), s'.mpast_i)$. By Lemmas 3.8.3 and 3.8.4, we have $s'.local_i(s'.max_gps_i) \leq T(s') + \rho(\mu^G + D)$, and $s'.global_i(s'.max_gps_i) \leq T(s') + \rho(\mu^G + D)$. Let S be the set of all state occurrences in α up to and including s'. Then by Lemma 3.7.3, we have

$$s'.mpast_i \leq \max_{s_0 \in S, j \in V, g \in \mathbb{R}^+} \max(s_0.(local_j(g)), s_0.(global_j(g))).$$

In light of Lemmas 3.8.3 and 3.8.4, the latter quantity is at most $T(s') + \rho(\mu^G + D)$. From these, it follows that $s'.logical_i \leq T(s') + \rho(\mu^G + D)$.

3.9 Proof of Gradient Accuracy of Synch

In this section, we bound the gradient accuracy of Synch. Let α be an execution that is stable after a state occurrence s, let state s' occur after s, and let i and j be two nodes that are alive after s. Consider the earliest state occurrence s_i (resp., s_j) in which last_sync_i (resp., last_sync_j) was set to its value in s'. The following theorem says that if s_i and s_j both occur after s, and at least $d_{i,j}^s$ time before s', and if $mpast_i = mpast_j$ in s', then the clock skew between i and j in s' is bounded by a linear function of μ^S and $d_{i,j}^s$. **Theorem 3.9.1 (Gradient Accuracy)** Let α be an execution of Synch, and let s be a state occurrence in α such that α is stable after s. Let $i, j \in V^s$, let s' be a state occurrence in α after s, and suppose that the following hold.

- 1. Let s_i be the first state occurrence in α such that $s_i.last_sync_i = s'.last_sync_i$. Then we have $T(s_i) \in (T(s), T(s') d_{i,j}^s)$.
- 2. Let s_j be the first state occurrence in α such that $s_j.last_sync_j = s'.last_sync_j$. Then we have $T(s_j) \in (T(s), T(s') d_{i,j}^s)$.
- 3. $s'.mpast_i = s'.mpast_j$.

Then we have $|s'.logical_i - s'.logical_j| \le \mu^S \frac{4\rho}{1-\rho^2} + d_{i,j}^s \frac{(1-\rho)^2}{1+\rho}$.

Notice that s_i and s_j are well defined, and that s_i and s_j both occur no later than s'.

Before giving the proof of Theorem 3.9.1, we first discuss its significance. Since the theorem makes assumptions about the times of occurrence of certain events and the values of some variables in certain states, it is not a priori clear under what conditions, if any, these assumptions are satisfied. We now argue that in "typical" situations, these assumptions are "usually" satisfied. Let $D^s = \max_{i,j \in V^s} d_{i,j}^s$ be the maximum distance between any pair of live nodes after stabilization. By typical, we mean a situation in which $D^s \ll \mu^S \ll \mu^G$. We claim that this assumption is satisfied in most practical situations. Indeed, D^s is likely to be on the order of seconds in practice; μ^S may be on the order of hundreds of seconds, and still permit nodes to maintain milliseconds clock skew relative to each other, assuming typical hardware clocks; lastly, μ^G can be on the order of hours, while still permitting nodes to maintain sub-second accuracy with respect to real time, which may suffice for many purposes.

Assuming $D^s \ll \mu^S \ll \mu^G$, all nodes alive after *s* will usually have the same max_gps value, because GPS inputs occur infrequently. In this case, we observe that Synch works approximately like a round based flooding algorithm, where in each round, the node(s) with the highest value of $local(max_gps)$ performs a sync action, which propagates through the entire network in at most D^s time. Suppose the propagation for a round finishes at a time *t*. Then we see that in any state occurring after time $t + D^s$, and before the start of the next synchronization round, the assumptions of Theorem 3.9.1 are satisfied, since each live node received its latest synchronization information at least D^s time ago, and all live nodes have the same value of mpast. Now, the time between two synchronization rounds is at least $\frac{\mu^S}{1+\rho}$, assuming a GPS input does not occur within the round. Thus, the assumptions of Theorem 3.9.1 are satisfied for at least $\frac{\mu^S}{1+\rho} - 2D^s$ time in every round, where one factor of D^s is for flooding the synchronization messages, and the other factor of D^s is to ensure each live node receives its latest synchronization at least D^s time ago. From this, we get that if $D^s \ll \mu^G \ll \mu^G$, then the assumptions of Theorem 3.9.1 are satisfied at least

 $1 - \frac{2(1+\rho)D^s}{\mu^s} \approx 1$ fraction of the time, after an execution stabilizes, and between two GPS inputs. Thus, the skew between a pair of nodes is linear in their distance "most" of the time.

We now prove Theorem 3.9.1. We first give an overview of the proof. Let $(g_i, c_i) = s_i.last_sync_i = s'.last_sync_i$, and $(g_j, c_j) = s_j.last_sync_j = s'.last_sync_j$. The main idea of the proof is that (g_i, c_i) captures i's latest synchronization information before s'. In particular, we have $g_i = s'.max_gps_i = s_i.max_gps_i$, $c_i = s_i.(local_i(g_i))$, and i does not perform another event causing it to increase max_gps_i or $local_i(max_gps_i)$ between s_i and s'. This lets us lower and upper bound $s'.logical_i$ in terms of c_i , $T(s') - T(s_i)$, and also $s'.mpast_i$. Similarly, (g_j, c_j) captures j's latest synchronization before s'.

Now, since s_i and s_j both occur after s, and at least $d_{i,j}^s$ time before s', then i and j have time to exchange their latest synchronization information before s', and so we have $(g_i, c_i) = (g_j, c_j)$. This then lets us upper bound $|s'.logical_i - s'.logical_j|$ in terms of $T(s') - T(s_i)$, $T(s') - T(s_j)$, $|T(s_i) - T(s_j)|$, and $|s'.mpast_i - s'.mpast_j|$. The final quantity is 0, by assumption. $T(s') - T(s_i)$ is the amount of time since i performed its last synchronization event before s, so we can show this is at most $\frac{\mu^s}{1-\rho}$. Similarly, $T(s') - T(s_j) \leq \frac{\mu^s}{1-\rho}$. Finally, $|T(s_i) - T(s_j)|$ is the amount of time for iand j to exchange their latest synchronization information, and so $|T(s_i) - T(s_j)| \leq d_{i,j}^s$, because s_i and s_j both occur after s. From these, the bound on the clock skew between i and j at s' follows.

We now present the formal proof. For the remainder of this section, fix an arbitrary execution α of *Synch*, and let nodes *i* and *j*, and state occurrences s, s', s_i and s_j satisfy the assumptions in Theorem 3.9.1. Then we prove that $|s'.logical_i - s'.logical_j| \leq \mu^S \frac{4\rho}{1-\rho^2} + d_{i,j}^s \frac{(1-\rho)^2}{1+\rho}$. From this, the theorem follows. We begin with the following definitions and lemmas.

Recall that $(g_i, c_i) = s'.\texttt{last_sync}_i$, and $(g_j, c_j) = s'.\texttt{last_sync}_j$. Also, let σ_i (resp., σ_j) be the event immediately preceding s_i (resp., s_j). Since s_i is the first state in which $\texttt{last_sync}_i = (g_i, c_i)$, then we see by inspection of Synch that σ_i must either be $gps(g_i)_i$, or an event of the form $recv(g_i, c_i, *)_{*,i}$ or $sync(g_i, c_i, *)_i$. Also, σ_j must either be $gps(g_j)_j$, or an event of the form $recv(g_j, c_j, *)_{*,j}$ or $sync(g_j, c_j, *)_j$.

The following lemma states that g_i equals the value of max_gps_i in states s_i and s', and c_i equals the value of $local_i(g_i)$ in state s_i . The lemma also gives upper and lower bounds for the value of $local_i(g_i)$ and $global_i(g_i)$ in state s' in terms of c_i and $T(s') - T(s_i)$.

Lemma 3.9.2 We have the following.

- 1. $g_i = s_i . max_gps_i = s' . max_gps_i$.
- 2. $c_i = s_i.(local_i(g_i)).$
- 3. $s'.(local_i(g_i)) \le c_i + (T(s') T(s_i))(1 + \rho).$
- 4. $s'.(global_i(g_i)) \le c_i + (T(s') T(s_i))(1 \rho).$

5. $s'.(global_i(g_i)) \ge c_i + (T(s') - T(s_i)) \frac{(1-\rho)^2}{1+\rho}$.

Proof. We prove each part of the lemma separately.

- 1. By inspection of Synch, we see that the first coordinate of $last_sync_i$ equals the value of max_gps_i , in any state occurrence. Thus, since $(g_i, c_i) = s'.last_sync_i$, we have $g_i = s'.max_gps_i$. Also, since s_i is the first state occurrence in which $last_sync_i = (g_i, c_i)$, we have $g_i = s_i.max_gps_i$.
- Again by inspection, we see that in any state occurrence s₀ of α, the second coordinate of last_sync_i is equal to the value of local_i(max_gps_i) after the last event before s₀ that modified last_sync_i. Thus, since the last event that modified last_sync_i before s' is σ_i, we have c_i = s_i.(local_i(s_i.max_gps_i)) = s_i.(local_i(g_i)).
- 3. By the first two parts of the lemma, we have $g_i = s_i .max_gps_i$ and $c_i = s_i .(local_i(g_i))$. Also, *i* does not receive any synchronization events that increase the value of $local_i(g_i)$ between s_i and s', and so $local_i(g_i)$ increases only in the trajectories of *i* between s_i and s'. Thus, since the rate of increase of $hardware_i$ is at most $1 + \rho$, we have $s'.(local_i(g_i)) \le c_i + (T(s') T(s_i))(1 + \rho)$.
- 4. Since $global_i(g_i)$ increases at a rate of $\frac{1-\rho}{1+\rho}$ times *i*'s hardware clock rate, then by the same argument as in part 3, we have $s'.(local_i(g_i)) \leq c_i + (T(s') T(s_i))(1+\rho)\frac{1-\rho}{1+\rho} = c_i + (T(s') T(s_i))(1-\rho).$
- 5. Since $g_i = s_i.max_gps_i = s'.max_gps_i$ and max_gps_i never decreases, then the value of max_gps_i is g_i in any state occurrence between s_i and s'. Thus, since $s_i.(local_i(g_i)) = c_i$ and $hardware_i$ increases at a rate of at least 1ρ , we have $s'.(local_i(g_i)) \ge c_i + (T(s') T(s_i))(1 \rho)\frac{1-\rho}{1+\rho} = c_i + (T(s') T(s_i))\frac{(1-\rho)^2}{1+\rho}$.

By using the same arguments as in Lemma 3.9.2, applied to node j, we get the following corollary.

Corollary 3.9.3 We have the following.

- 1. $g_j = s_j.max_gps_j = s'.max_gps_j$.
- 2. $c_j = s_j (local_j(g_j)).$
- 3. $s'.(local_j(g_j)) \le c_j + (T(s') T(s_j))(1 + \rho).$
- 4. $s'.(global_j(g_j)) \le c_j + (T(s') T(s_j))(1 \rho).$
- 5. $s'.(global_j(g_j)) \ge c_j + (T(s') T(s_j))\frac{(1-\rho)^2}{1+\rho}$.

The next lemma says that $last_sync_i$ and $last_sync_j$ are equal in s', that s_i and s_j occur at most $d_{i,j}^s$ time apart, and that s' occurs at most $\frac{\mu^s}{1-\rho}$ time after s_i or s_j .

Lemma 3.9.4 We have the following.

1. $(g_i, c_i) = (g_j, c_j).$

2.
$$|T(s_i) - T(s_j)| \le d_{i,j}^s$$
.

3.
$$T(s') - T(s_i) \le \frac{\mu^S}{1-\rho}$$
, and $T(s') - T(s_j) \le \frac{\mu^S}{1-\rho}$.

1. The main idea of the proof is that since i and j both received their latest synchronization information (in events σ_i and σ_j , resp.) after the stabilization point s, and at least $d_{i,j}^s$ time before s', then they will propagate their information to each other, and have the same latest synchronization information in s'. Thus, we have $(g_i, c_i) = (g_j, c_j)$.

Formally, consider two cases, either $\sigma_i = gps(g_i)_i$, or σ_i is an event of the form $recv(g_i, c_i, *)_{*,i}$ or $sync(g_i, c_i, *)_i$.

Suppose first that $\sigma_i = gps(g_i)_i$. Since $T(s_i) > T(s)$ by the first assumption of Theorem 3.9.1, then by part 3 of Assumption 1, $gps(g_i)_j$ occurs no later than time $T(s_i) + d_{i,j}^s < T(s')$. Let s'_j be the state immediately after this occurrence of $gps(g_i)_j$, so that s'_j occurs before s'. Then by inspection of Synch, we see that either $s'_j.max_gps_j = g_i$ and $s'_j.(local_j(s'_j.max_gps_j)) \ge c_i$, or $s'_j.max_gps_j > g_i$. From this, we get that either $g_j = g_i$ and $c_j \ge c_i$, or $g_j > g_i$.

Next, suppose that σ_i is an event of the form $recv(g_i, c_i, *)_{*,i}$ or $sync(g_i, c_i, *)_i$. Then since nodes propagate the synchronization messages they receive, we see that $recv(g_i, c_i, *)_{*,j}$ occurs no later than time $T(s_i) + d_{i,j}^s < T(s')$. Let s'_j be the state immediately after this occurrence of $recv(g_i, c_i, *)_{*,j}$. Then again, s'_j occurs before s', and either $s'_j.max_gps_j = g_i$ and $s'_j.(local_j(s'_j.max_gps_j)) \ge c_i$, or $s'_j.max_gps_j > g_i$. Thus, we again have either $g_j = g_i$ and $c_j \ge c_i$, or $g_j > g_i$.

The arguments above show that in all cases, we either have $g_j = g_i$ and $c_j \ge c_i$, or $g_j > g_i$. By reversing the roles of *i* and *j*, we also get that either $g_i = g_j$ and $c_i \ge c_j$, or $g_i > g_j$. So, by combining these two facts, we get that $(g_i, c_i) = (g_j, c_j)$.

2. We first prove that $T(s_j) - T(s_i) \leq d_{i,j}^s$. Consider two cases, either $\sigma_i = gps(g_i)_i$, or σ_i is an event of the form $recv(g_i, c_i, *)_{*,i}$ or $sync(g_i, c_i, *)_i$.

Suppose first that $\sigma_i = gps(g_i)_i$. Then by inspection of Synch, we see that $g_i = c_i$. Since $g_i = g_j$ and $c_i = c_j$ by the first part of the lemma, we also have $g_j = c_j$. Since $T(s_i) > T(s)$, then $gps(g_i)_j$ occurs no later than time $T(s_i) + d_{i,j}^s$, and so because s_j is the first state occurrence

in which $last_sync_j = (g_j, c_j) = (g_i, g_i)$, s_j also occurs no later than time $T(s_i) + d_{i,j}^s$. Thus, we have $T(s_j) - T(s_i) \le d_{i,j}^s$.

Next, suppose that σ_i is an event of the form $recv(g_i, c_i, *)_{*,i}$ or $sync(g_i, c_i, *)_i$. Then since nodes propagate synchronization messages, we get that $recv(g_i, c_i, *)_{*,j}$ occurs no later than time $T(s_i) + d_{i,j}^s$. Thus, since $(g_i, c_i) = (g_j, c_j)$, we have that s_j occurs no later than time $T(s_i) + d_{i,j}^s$, and so again $T(s_j) - T(s_i) \leq d_{i,j}^s$.

The arguments above show that in all cases, we have $T(s_j) - T(s_i) \leq d_{i,j}^s$. By reversing the roles of *i* and *j*, we also get that $T(s_i) - T(s_j) \leq d_{i,j}^s$. Thus, the second part of the lemma follows.

3. We first prove that $T(s') - T(s_i) \leq \frac{\mu^S}{1-\rho}$. Suppose for contradiction that $T(s') - T(s_i) > \frac{\mu^S}{1-\rho}$. Then during the last $\frac{\mu^S}{1-\rho}$ time before s', no event of the form $gps(g)_i$, $sync(g, c, *)_i$ or $recv(g, c, *)_{*,i}$ occurred, for any $g > g_i$, or $g = g_i$ and $c > c_i$. But since $g_i = s_i.max_gps_i = s'.max_gps_i$ and $c_i = s_i.(local_i(g_i))$ by Lemma 3.9.2, then by inspection of Synch, we see that $local_i(g_i)$ increased by at least $(1-\rho)\frac{\mu^S}{1-\rho} = \mu^S$ during the last $\frac{\mu^S}{1-\rho}$ time before s', so that i performed at least one event of the form $sync(g_i, c, *)_i$, for some $c > c_i$, in the last $\frac{\mu^S}{1-\rho}$ time before s'. This is a contradiction. So, we have $T(s') - T(s_i) \leq \frac{\mu^S}{1-\rho}$.

By applying the same arguments to j, we also get that $T(s') - T(s_j) \leq \frac{\mu^s}{1-\rho}$. Thus, the lemma is proved.

We now use the above lemmas to prove Theorem 3.9.1.

Proof of Theorem 3.9.1. We first prove that $s'.logical_i - s'.logical_j \le \mu^S \frac{4\rho}{1-\rho^2} + d_{i,j}^s \frac{(1-\rho)^2}{1+\rho}$. Let $\Delta_{i,j} = s'.logical_i - s'.logical_j$. Then we have the following.

$$\begin{aligned} \Delta_{i,j} &= \max(s'.local_i(g_i), s'.global_i(g_i), s'.mpast_i) - \max(s'.local_j(g_j), s'.global_j(g_j), s'.mpast_j) \\ &= \max(s'.local_i(g_i), s'.global_i(g_i)) - \max(s'.local_j(g_j), s'.global_j(g_j)) \\ &\leq \max(s'.local_i(g_i), s'.global_i(g_i)) - s'.global_j(g_j) \\ &\leq c_i + (T(s') - T(s_i))(1 + \rho) - (c_j + (T(s') - T(s_j))\frac{(1 - \rho)^2}{1 + \rho}) \\ &\leq c_i + (T(s') - T(s_i))(1 + \rho) - (c_i + (T(s') - T(s_j))\frac{(1 - \rho)^2}{1 + \rho} \\ &= (T(s') - T(s_i))(1 + \rho - \frac{(1 - \rho)^2}{1 + \rho}) + (T(s_i) - T(s_j))\frac{(1 - \rho)^2}{1 + \rho} \\ &\leq \mu^s \frac{4\rho}{1 - \rho^2} + d_{i,j}^s \frac{(1 - \rho)^2}{1 + \rho}. \end{aligned}$$

The first equality follows by the definition of $logical_i$ and $logical_j$, and because $g_i = s'.max_gps_i$ and $g_j = s'.max_gps_j$ by part 1 of Lemma 3.9.2 and Corollary 3.9.3. The second equality follows because $s'.mpast_i = s'.mpast_j$, by the third assumption of the theorem. The second inequality follows by parts 3 and 4 of Lemma 3.9.2, and part 5 of Corollary 3.9.3. The third inequality follows because $c_i = c_j$, by part 1 of Lemma 3.9.4. The last equality follows by simplification. Finally, the last inequality follows because $T(s') - T(s_i) \leq \frac{\mu^S}{1-\rho}$, by part 3 of Lemma 3.9.4, and $T(s_i) - T(s_j) \leq d_{i,j}^s$, by part 2 of Lemma 3.9.4. Thus, we have shown that $s'.logical_i - s'.logical_j \leq \mu^S \frac{4\rho}{1-\rho^2} + d_{i,j}^s \frac{(1-\rho)^2}{1+\rho}$. By using the same arguments with the roles of *i* and *j* reversed, we also have $s'.logical_j - s'.logical_i \leq \mu^S \frac{4\rho}{1-\rho^2} + d_{i,j}^s \frac{(1-\rho)^2}{1+\rho}$. Thus, the theorem is proved. \Box

Chapter 4

Mutual Exclusion

4.1 Introduction

In the mutual exclusion (mutex) problem, a set of processes communicating via shared memory access a shared resource, with the requirement that at most one process can access the resource at any time. Mutual exclusion is a fundamental primitive in many distributed algorithms, and is also a foundational problem in the theory of distributed computing. Numerous algorithms for solving the problem in a variety of cost models and hardware architectures have been proposed over the past four decades. In addition, a number of recent works have focused on proving lower bounds for the cost of mutual exclusion. The *cost* of a mutex algorithm may be measured in terms of the number of memory accesses the algorithm performs, the number of shared variables it accesses, or other measures reflective of the performance of the algorithm in a multicomputing environment.

In this chapter, we introduce a new state change cost model, based on a simplification of the standard cache coherent model [4], in which an algorithm is charged for performing operations that change the system state. Let a canonical execution be any execution in which n different processes each enter the critical section (*i.e.*, accesses the shared resource) exactly once. We prove that any deterministic mutex algorithm using registers must incur a state change cost of $\Omega(n \log n)$ in some canonical execution. This lower bound is tight, as the algorithm of Yang and Anderson [40] has $O(n \log n)$ cost in all canonical executions with our cost measure. To prove the result, we introduce a novel technique which is *information theoretic* in nature. We first argue that in each canonical execution, processes need to cumulatively acquire a certain amount of information. We then relate the amount of information processes can obtain by accessing shared memory to the cost of those accesses, to obtain a lower bound on the cost of the mutex algorithm.

We conjecture that this informational proof technique can be adapted to prove $\Omega(n \log n)$ cost lower bounds for mutual exclusion in the cache coherent and *distributed shared memory* [4] cost models¹, and in shared memory systems in which processes have access to shared objects more powerful than registers. Furthermore, the informational viewpoint may be useful in studying lower bounds for other distributed computing problems.

We now give a brief description of our proof technique. Intuitively, in order for n processes to all enter the critical section without colliding, the "visibility graph" of the processes, consisting of directed edges going from each process to all the other processes that it "sees", must contain a directed chain on all n processes. Indeed, if there exist two processes, neither of which has an edge to (sees) the other, then both processes could enter the critical section at the same time. To build up this directed *n*-chain during an execution, the processes must all together acquire $\Omega(n \log n)$ bits of information, enough to specify the permutation on the n process indices corresponding to the *n*-chain. We show that in some canonical executions, each time the processes perform some memory accesses with cost C, they gain only O(C) bits of information. This implies that in some canonical executions, the processes must incur $\Omega(n \log n)$ cost. To formalize this intuition, we construct, for any permutation $\pi \in S_n$, an equivalence class (*i.e.*, a set) of executions A_{π} , such that for any $\alpha \in A_{\pi}$, a process ordered lower in π does not see any processes ordered higher in π^{23} . In any $\alpha \in A_{\pi}$, we can show that the processes must enter their critical sections in the order specified by π . This implies that for permutations $\pi_1 \neq \pi_2$, we have $A_{\pi_1} \cap A_{\pi_2} = \emptyset$. We can show that all executions in A_{π} have the same cost, say C_{π} . We then show that we can encode A_{π} using $O(C_{\pi})$ bits. Since $A_{\pi_1} \cap A_{\pi_2} = \emptyset$ for $\pi_1 \neq \pi_2$, and since it takes $\Omega(n \log n)$ bits to identify some $\pi \in S_n$, then there must exist some π for which $C_{\pi} = \Omega(n \log n)$.

The remainder of this chapter is organized as follows. In Section 4.2, we describe related work on mutual exclusion and other lower bounds. In Section 4.3, we formally define the mutual exclusion problem and the state change cost model. We give a detailed overview of our proof in Section 4.4. In Section 4.5, we present an adversary that, for every $\pi \in S_n$, constructs a set of executions A_{π} , such that all executions in the set have cost C_{π} . We prove correctness properties about this construction algorithm in Section 4.6, and show some additional properties about the construction in Section 4.7. We then show in Section 4.8 how to encode A_{π} as a string E_{π} of length $O(C_{\pi})$, and prove this encoding is correct in Section 4.9. In Section 4.10, we show E_{π} uniquely identifies some $\alpha_{\pi} \in A_{\pi}$, by presenting a decoding algorithm that recovers α_{π} from E_{π} . The decoding algorithm is proved correct in Section 4.11. Our main lower bound result, which follows from this unique decoding, is presented in Section 4.12.

 $^{^{1}}$ At a high level, the cache coherent and distributed shared memory cost models assign costs to executions of a mutex algorithm based on the *locality* of the shared objects accessed: it is cheaper for a process to access a nearby object than a faraway one. The state change cost model can be interpreted as assigning costs in a similar way. All three cost models are discussed and compared in Section 4.3.3.

²A process is ordered lower in π if it appears earlier in π . For example, if $\pi = (4213)$, so that 1 maps to 4, 2 maps to 2, etc., then 4 is ordered lower in π than 1.

³The reason that we construct an equivalence class A_{π} , instead of constructing one particular $\alpha \in A_{\pi}$, is explained in Section 4.5.

The results described in this chapter appeared earlier in [15].

4.2 Related Work

Mutual exclusion is a seminal problem in distributed computing. Starting with Dijkstra's work in the 1960's, research in mutual exclusion has progressed in response to, and has sometimes driven, changes in computer hardware and the theory of distributed computing. For interesting accounts of the history of this problem, we refer the reader to the excellent book by Raynal [34] and survey by Anderson, Kim and Herman [4].

The performance of a mutual exclusion algorithm depends on a variety of factors. An especially relevant factor for modern computer architectures is *memory contention*. In [1], Alur and Taubenfeld prove that for any nontrivial mutual exclusion algorithm, some process must perform an unbounded number of memory accesses to enter its critical section. This comes from the need for some processes to busywait until the process currently in the critical section exits. Therefore, in order for a mutex algorithm to scale, it must ensure that its busywaiting steps do not congest the shared memory. *Local-spin* algorithms were proposed in [19] and [29], in which processes busywait only on *local* or *cached* variables, thereby relieving the gridlock on main memory. Local-spin mutex algorithms include [40], [23] and [3], among many others. In particular, the algorithm of Yang and Anderson [40] performs $O(n \log n)$ remote memory accesses in a canonical execution in which *n* processes each complete their critical section once. A remote memory access is the unit of cost in local spin algorithms. The cost of the YA algorithm is computed by "discounting" busywaiting steps on local variables. That is, several local busywaiting steps may be charged only once.

A number of lower bounds exist on the number of shared memory objects an algorithm needs to solve mutual exclusion [8]. Recently, considerable research has focused on proving time complexity (number of remote memory accesses) lower bounds for the problem. Cypher [9] first proved that any mutual exclusion algorithm must perform $\Omega(n \frac{\log \log n}{\log \log n})$ total remote memory accesses in some canonical execution. An improved lower bound by Anderson and Kim [2] showed that there exists an execution in which *some* process must perform at least $\Omega(\frac{\log n}{\log \log n})$ remote memory accesses. However, this result does not give a nontrivial lower bound for the *total* number of remote memory accesses performed by all the processes in a canonical execution. The techniques in these papers involve keeping the set of processes contending for the critical section "invisible" from each other, and eliminating certain processes when they become visible. Our technique is fundamentally different, because we do not require all processes to be invisible to each other. Instead, in the executions we construct, there is a permutation of the *n* processes such that processes indexed higher in the permutation can see processes indexed lower, but not vice versa. Instead of eliminating visible processes, we keep track of the amount of information that the processes have acquired. Additionally, in the adversarial execution constructed in [2], processes execute mostly in lock step, where as in our construction, the execution of processes adapts adversarially to the mutex algorithm against which we prove our lower bound, reminiscent of diagonalization arguments. Information-based arguments of a different nature than ours have been used by Jayanti [21] and Attiya and Hendler [6], among others, to prove lower bounds for other problems.

4.3 Model

In this section, we define the formal model for proving our lower bound. We first describe the general computational model, then define the mutual exclusion problem, and the state change cost model for computing the cost of an algorithm.

4.3.1 The Shared Memory Framework

In the remainder of this chapter, fix an integer $n \ge 1$. For any positive natural number t, we use [t] to denote the set $\{1, \ldots, t\}$. A system consists of a set of processes p_1, \ldots, p_n , and a collection L of shared variables. Where it is unambiguous, we sometimes write i to denote process p_i . A shared variable consists of a type and an initial value. In this chapter, we restrict the types of all shared variables to be multi-reader multi-writer registers. Let V be the set of values that the registers can take, and assume that all registers start with some initial value $v_0 \in V$. For each $i \in [n]$, we define a set S_i representing the set of states that process p_i can be in. We assume that p_i is initially in a state $\hat{s}_0^i \in S_i$. A system state is a tuple consisting of the states of all the processes and the values of all the registers. Let S denote the set of all system states. A system starts out in the initial system state $\hat{s}_0 \in S$, defined by the initial states of all the processes and the initial values of all the registers. Given a system state s, let s(s, i) denote the state of process p_i in s, and let $st(s, \ell)$ denote the value of register ℓ in s.

Let $i \in [n]$, and let E_i denote the set of actions that p_i can perform to interact with the shared memory and the external environment. We call each $e \in E_i$ a step by p_i . e can be one of two types, either a shared memory access step, or a critical step. Critical steps are specific to the mutual exclusion problem, and will be described in Section 4.3.2. Here, we describe the shared memory access steps. Let $\ell \in L$ and $v \in V$. Then there exists a step $\operatorname{read}_i(\ell) \in E_i$, representing a read by p_i of register ℓ . We write $\operatorname{proc}(\operatorname{read}_i(\ell)) = i$, indicating that p_i performs this step, and we write $\operatorname{reg}(\operatorname{read}_i(\ell)) = \ell$, indicating that the step accesses ℓ . There also exists a step $\operatorname{write}_i(\ell, v) \in E_i$, representing a write by p_i of value v to register ℓ . We write $\operatorname{proc}(\operatorname{write}_i(\ell, v)) = i$, $\operatorname{reg}(\operatorname{write}_i(\ell, v)) = \ell$, and $\operatorname{val}(\operatorname{write}_i(\ell, v)) = v$, to indicate that this step writes value v. Given a step e of the form $\operatorname{read}_i(\cdot)$, and a step e' of the form $\operatorname{write}_i(\cdot, \cdot)$, we say that e is a read step by p_i , and e' is a write step by p_i .

Let $\overline{E} = \bigcup_{i \in [n]} E_i$, and $\overline{S} = \bigcup_{i \in [n]} S_i$. A state transition function is a (deterministic, partial)

function $\Delta : S \times \overline{E} \times [n] \to \overline{S}$, describing how any process changes its state after performing a step. More precisely, let $s \in S$, $i \in [n]$ and $e \in E_i$. Then if p_i performs e in system state s, its resulting state is $\Delta(s, e, i) \in S_i$. For example, if e is a read step by i on register ℓ , then $\Delta(s, e, i)$ is p_i 's state after it reads value $st(s, \ell)$ while in state st(s, i). A step transition function is a (deterministic, partial) function $\delta : \overline{S} \times [n] \to \overline{E}$. Let $i \in [n]$ and $s \in S_i$. Then $\delta(s, i) \in E_i$ is the next step that p_i will take if it is currently in state s.

An execution of a system consists of a (possibly infinite) alternating sequence of system states and process steps, beginning with the initial system state. That is, an execution is of the form $\hat{s}_0e_1s_1e_2s_2...$, where each s_i is a system state, and each e_i is a step by some process. The state changes and steps taken are consistent with Δ and δ . That is, for any $i \ge 1$, if e_i is a step by process p_j , then we have

$$e_{i} = \delta(st(s_{i-1}, j), j), \qquad st(s_{i}, j) = \Delta(s_{i-1}, e_{i}, j), \qquad \forall k \neq j : st(s_{i}, k) = st(s_{i-1}, k).$$
(4.1)

Here, we define $s_0 = \hat{s}_0$. Also, if e_i has the form write (ℓ, v) , for some $\ell \in L$ and $v \in V$, then we have

$$st(s_i, \ell) = v, \qquad \forall \ell' \neq \ell : st(s_i, \ell') = st(s_{i-1}, \ell').$$

$$(4.2)$$

If e_i has the form read.(.), then we have

$$\forall \ell \in L : st(s_i, \ell) = st(s_{i-1}, \ell). \tag{4.3}$$

We say an execution β is an *extension* of α if β contains α as a prefix. If α is finite, we define the *length* of α , written $len(\alpha)$, to be the number of steps in α , and we define $st(\alpha)$ to be the final system state in α . For $i \in [n]$, let $st(\alpha, i)$ be the state of process p_i in $st(\alpha)$, and for $\ell \in L$, let $st(\alpha, \ell)$ be the value of register ℓ in $st(\alpha)$. For $i \in [n]$ and a step e by p_i , we write $\Delta(\alpha, e, i) = \Delta(st(\alpha), e, i)$ for the state of p_i after taking step e in the final state of α . Also, we write $\delta(\alpha, i) = \delta(st(\alpha, i), i)$ for the step p_i takes after the final state in α . Given any algorithm \mathcal{A} , we write $execs(\mathcal{A})$ for the set of executions of \mathcal{A} .

So far, we have described an execution as an alternating sequence of system states and process steps. Since the state and step transition functions that we consider are deterministic, there is an equivalent and sometimes more convenient representation of an execution as simply its sequence of process steps. We call an execution represented in this form a *run*. More precisely, let $\alpha = \hat{s}_0 e_1 s_1 e_2 s_2 \ldots \in execs(\mathcal{A})$. Then we define $run(\alpha) = e_1 e_2 \ldots$ We define the set of all runs of \mathcal{A} as $runs(\mathcal{A}) = \{run(\alpha) \mid \alpha \in execs(\mathcal{A})\}$. Given $\alpha' = e'_1 e'_2 \ldots \in runs(\mathcal{A})$, we write $exec(\alpha') = \hat{s}_0 e'_1 s'_1 e'_2 s'_2 \ldots$ for the execution corresponding to α' . Here, the states s'_i , $i \geq 1$, are defined using Equations 4.1, 4.2 and 4.3. For any of the terminology we defined earlier that refer to executions, we can define the same terminology with respect to a run α , by first converting α to the execution $exec(\alpha)$. For example, if $\alpha \in runs(\mathcal{A})$ and $i \in [n]$, then we define $\delta(\alpha, i) = \delta(exec(\alpha), i)$ for the step p_i takes after the final state in $exec(\alpha)$. Sometimes we write a run $e_1e_2...$ as $e_1 \circ e_2 \circ ...$, for visual clarity.

We define a step sequence $\alpha = e_1 e_2 \dots$ to be an arbitrary sequence of steps. We write $spseq(\mathcal{A})$ for the set of all step sequences, where any step in any step sequence is a step by some process $p_i, i \in [n]$. A step sequence is not necessarily a run, since the steps in the sequence may not appear in any execution of \mathcal{A} . Therefore, a step sequence, unlike a run, is not meant to represent an execution. For any $\ell \in L$, we say that a step sequence α accesses ℓ if some step in α either reads or writes to ℓ . We write $acc(\alpha)$ for the set of registers accessed by α . We say that a process $i \in [n]$ takes steps in α if at least one of the steps of α is a step by i. We write $procs(\alpha)$ to be the set of processes that take steps in α .

Let $\alpha = e_1 e_2 \dots$ be a run, and let $t \ge 0$ be a natural number. Then we write $\alpha(t) = e_1 \dots e_t$ for the length t prefix of α . If $t > len(\alpha)$, then we define $\alpha(t) = \alpha$. Let $\alpha' = e_1 e_2 \dots e_t$ and $\beta = e'_1 e'_2 \dots$ be two step sequences, where α' is finite. We write the *concatenation* of α' and β as $\alpha \circ \beta = e_1 e_2 \dots e_t e'_1 e'_2 \dots$ Note that $\alpha' \circ \beta$ may or may not be a run. Sometimes we write $\alpha'\beta$ instead of $\alpha' \circ \beta$, for conciseness.

In a shared memory system, each process is aware only of its own state, and the values each register took in all the past times it had read the register. The process may not be aware of the current states of the other processes or the current values of the registers. This sometimes allows us to infer the existence of certain runs of a shared memory algorithm, given the existence of some other runs. In particular, we have the following.

Theorem 4.3.1 (Extension Theorem) Let \mathcal{A} be an algorithm in a shared memory system, and let $\alpha_1, \alpha_2 \in runs(\mathcal{A})$. Let $\beta \in spseq(\mathcal{A})$ be a step sequence such that $\alpha_1\beta \in runs(\mathcal{A})$. Suppose that the following conditions hold:

- 1. $st(\alpha_1, i) = st(\alpha_2, i)$, for all $i \in procs(\beta)$.
- 2. $st(\alpha_1, \ell) = st(\alpha_2, \ell)$, for all $\ell \in acc(\beta)$.

Then $\alpha_2 \beta \in runs(\mathcal{A})$.

The Extension Theorem says that if α_1 , α_2 and $\alpha_1\beta$ are all runs of \mathcal{A} , and if the final states in (the executions corresponding to) α_1 and α_2 are identical in the states of all the processes that take steps in β , and in the values of all registers accessed in β , then $\alpha_2\beta$ is also a run of \mathcal{A} . Notice that the states of some processes or the values of some registers may indeed differ after α_1 and α_2 . However, as long as those processes do not take steps in β and those registers are not accessed in β , then processes taking steps in β cannot tell the difference between α_1 and α_2 . Based on this idea, we now prove the theorem.

Proof of Theorem 4.3.1. Let $\beta = e_1 e_2 \dots$ For visual clarity, we write, for $k \ge 0$, β_k in place of $\beta(k)$, as the length k prefix of β . Note that $\beta_0 = \varepsilon$, the empty string. For any $k \ge 0$, we prove the following:

$$\alpha_2 \beta_k \in runs(\mathcal{A}) \tag{4.4}$$

$$\forall i \in procs(\beta) : st(\alpha_1\beta_k, i) = st(\alpha_2\beta_k, i), \qquad \forall \ell \in acc(\beta) : st(\alpha_1\beta_k, \ell) = st(\alpha_2\beta_k, \ell).$$
(4.5)

Equations 4.4 and 4.5 hold for k = 0, by the assumption of the theorem. We show that if it holds up to k, then it holds for k + 1.

Suppose e_{k+1} is a step by process p_{i^*} , accessing register ℓ^* . Since $\alpha_1\beta \in runs(\mathcal{A})$, we have $\delta(\alpha_1\beta_k, i^*) = e_{k+1}$. Then, since $st(\alpha_1\beta_k, i^*) = st(\alpha_2\beta_k, i^*)$ by the inductive hypothesis, we have $\delta(\alpha_2\beta_k, i^*) = e_{k+1}$. That is, since p_{i^*} has the same state after runs $\alpha_1\beta_k$ and $\alpha_2\beta_k$, then it performs the same step after $\alpha_1\beta_k$ and $\alpha_2\beta_k$. Thus, we have $\alpha_2\beta_k e_{k+1} = \alpha_2\beta_{k+1} \in runs(\mathcal{A})$, and so Equation 4.4 holds for k + 1.

Since $\alpha_2\beta_{k+1} \in runs(\mathcal{A})$, then $st(\alpha_2\beta_{k+1}, i)$ and $st(\alpha_2\beta_{k+1}, \ell)$ are defined, for any $i \in [n]$ and $\ell \in L$. Now, since we have $st(\alpha_1\beta_k, \ell^*) = st(\alpha_2\beta_k, \ell^*)$ by induction, we get that

$$st(\alpha_1\beta_{k+1}, i^*) = st(\alpha_1\beta_k e_{k+1}, i^*) = st(\alpha_2\beta_k e_{k+1}, i^*) = st(\alpha_2\beta_{k+1}, i^*),$$
$$st(\alpha_1\beta_{k+1}, \ell^*) = st(\alpha_1\beta_k e_{k+1}, \ell^*) = st(\alpha_2\beta_k e_{k+1}, \ell^*) = st(\alpha_2\beta_{k+1}, \ell^*).$$

The state of any process in $procs(\beta)$ other than p_{i^*} does not change, and the value of any register in $acc(\beta)$ other than ℓ^* does not change. Thus, we have $\forall i \in procs(\beta) : st(\alpha_1\beta_{k+1}, i) = st(\alpha_2\beta_{k+1}, i)$ and $\forall \ell \in acc(\beta) : st(\alpha_1\beta_{k+1}, \ell) = st(\alpha_2\beta_{k+1}, \ell)$. So, Equation 4.5 holds for k + 1, and the lemma holds by induction.

We define the following notation for a permutation $\pi \in S_n$. We will write a permutation π as $(\pi_1, \pi_2, \ldots, \pi_n)$, meaning that 1 maps to π_1 under π , 2 maps to π_2 , etc. We write $\pi^{-1}(i)$ for the element that maps to i under π , for $i \in [n]$. We write $i \leq_{\pi} j$ if $\pi^{-1}(i) \leq \pi^{-1}(j)$; that is, i equals j, or i comes before j in π . If $S \subseteq [n]$, we write $\min_{\pi} S$ for the minimum element in S, where elements are ordered by \leq_{π} .

Let M be a set, and let \leq be a partial order on the elements of M. We can think of \leq equivalently as a relation or a set. That is, if $i, j \in M$, then $i \leq j$ if and only if $(i, j) \in \leq$. Depending on the context, one notation may be more convenient than the other. If \leq is a total order on the elements of M, then we say that \leq is *consistent* with \leq if, for any $i, j \in M$ such that $i \leq j$, we have $i \leq j$. Let $N \subseteq M$. Then we say N is a *prefix* of (M, \leq) if whenever we have $m_1, m_2 \in M, m_2 \in N$ and $m_1 \leq m_2$, we also have $m_1 \in N$. We define $\min(M, \leq) = \{\mu \mid (\mu \in M) \land (\not \exists \mu' \in M : \mu' \prec \mu)\}$ and $\max_{\leq} M = \{\mu \mid (\mu \in M) \land (\not \exists \mu' \in M : \mu \prec \mu')\}$ to be the set of minimal and maximal elements in M, with respect to \leq . Note that we define $\min(\emptyset, \leq) = \max_{\leq} \emptyset = \emptyset$. For any set M, we define $\diamond(M)$ to be M if $|M| \neq 1$, and we define it to be m, if $M = \{m\}$. That is, the diamond extracts the unique element in M, if M is a singleton set, and otherwise does nothing. We define $\min_{\leq} M = \diamond(\min(M, \leq))$. Thus, $\min_{\leq} M$ is the set of minimal elements in M, if there is more than one minimal element, or no elements in M. If M contains a minimum element, then $\min_{\leq} M$ is simply that element. Note that $\max_{\leq} M$ and $\min_{\leq} M$ are defined somewhat differently, in that $\max_{\leq} M$ always returns a set, while $\min_{\leq} M$ can return a set or an element. We adopt this convention because it leads to somewhat simpler notation later.

4.3.2 The Mutual Exclusion Problem

Given a shared memory algorithm \mathcal{A} , we say that \mathcal{A} is a mutual exclusion algorithm if each process p_i can perform, in addition to its read and write steps, the following critical steps: try_i , $enter_i$, $exit_i$, rem_i . For any critical step $e \in \{try_i, enter_i, exit_i, rem_i\}_{i \in [n]}$, we define type(e) = C. We define $reg(e) = \bot$. We will assume that the only steps that p_i can perform are its read, write and critical steps. That is, we assume that

$$E_i = \{\mathsf{try}_i, \mathsf{enter}_i, \mathsf{exit}_i, \mathsf{rem}_i\} \cup \bigcup_{\ell \in L, v \in V} \{\mathsf{read}_i(\ell), \mathsf{write}_i(\ell, v)\}.$$

Given a run $\alpha \in runs(\mathcal{A})$, we say a process p_i is in its *trying section* after α if its last critical step in α is try_i. We say it is in its *critical section* after α if the last critical step is enter_i. We say it is in its *exit section* after α if the last critical step is exit_i. Finally, we say it is in its *remainder section* after α if the last critical step is rem_i, or p_i performs no critical steps in α . Intuitively, a try_i step is an indication by p_i that it wants to enter the critical section. An enter_i step indicates that p_i has entered the critical section, and exit_i indicates that p_i has exited the critical section. Finally, a rem_i step indicates that p_i has finished performing all the cleanup actions needed to ensure that another process can safely enter the critical section.

We now define a *fairness* condition on runs of a mutual exclusion algorithm. The condition roughly says that a run is fair if for every process, either the process ends in a state where it does not want to enter the critical section, or, if the process wants to enter the critical section infinitely often in the run, then it is given infinitely many steps to do so. Formally, we have the following.

Definition 4.3.2 Let $\alpha = e_1 e_2 \ldots \in runs(\mathcal{A})$. Then we say α is fair if for every process $i \in [n]$, we have the following.

- 1. If α is finite, then p_i is in its remainder section at the end of α .
- 2. If α is infinite, then one of the following holds.
 - (a) p_i takes no steps in α .

(b) There exists a $j \ge 1$ such that $e_j = \operatorname{rem}_i$, and for all k > j, we have $\operatorname{proc}(e_k) \neq i$.

(c) p_i takes an infinite number of steps in α .

We define $fair(\mathcal{A})$ to be the set of fair runs of \mathcal{A} .

We now define the correctness property for a mutual exclusion algorithm.

Definition 4.3.3 We say that a mutual exclusion algorithm \mathcal{A} solves the mutual exclusion problem if any run $\alpha = e_1 e_2 \ldots \in runs(\mathcal{A})$ satisfies the following properties.

- Well Formedness: Let p_i be any process, and consider the subsequence γ of α consisting only of p_i's critical steps. Then γ forms a prefix of the sequence try_i ∘ enter_i ∘ exit_i ∘ rem_i ∘ try_i ∘ enter_i ∘ exit_i ∘ rem_i ... ⁴.
- Mutual Exclusion: For any $t \ge 1$, and for any two processes $p_i \ne p_j$, if the last occurrence of a critical step by p_i in $\alpha(t)$ is enter_i, then the last critical step by p_j in $\alpha(t)$ is not enter_j.
- **Progress:** Suppose $\alpha \in fair(\mathcal{A})$, and suppose there exists $j \geq 1$ such that $(\forall k \geq j)(\forall i \in [n])$: $e_k \neq try_i$. Then α is finite.

The well formedness condition says that every process behaves in a syntactically correct way. That is, if a process wishes to enter the critical section, it first enters its trying section, then enters the critical section, exits, and finally enters its remainder section after it has performed all its cleanup actions. The mutual exclusion property says that no two processes can be in their critical sections at the same time. The progress property says that in any fair run α , if there is a point in α beyond which no processes try to enter the critical section, then α is finite. By Definition 4.3.2, this means that all processes that want to enter the critical section in α do so, and finish in their remainder sections.

Our definition of progress is slightly different from the typical *livelock-freedom* or *starvation-freedom* progress properties for mutual exclusion. If a set of processes try to enter the critical section, then livelock-freedom requires that after a sufficiently large number of steps, *some* process finishes its critical and remainder sections; starvation-freedom requires that *every* process finishes its critical and remainder sections. Note that livelock-freedom is a weaker property than starvation-freedom. Since we only consider canonical executions in which each process tries to enter the critical section once, then we can see that any mutual exclusion algorithm satisfying livelock-freedom will also satisfy our progress property, in canonical executions. Thus, a lower bound for algorithms

⁴Note that strictly speaking, \mathcal{A} cannot guarantee well formedness, but merely preserve it. This is because, typically, the steps try_i and exit_i (for $i \in [n]$) are regarded as inputs from the environment. Thus, \mathcal{A} can only ensure well formedness if the environment executes try_i and exit_i in an alternating manner. For our lower bound, we have adversarial control over the environment, and will guarantee that try_i and exit_i occur in alternating order. Thus, we can now require that \mathcal{A} guarantees well formedness. For further discussion about environment-controlled steps, please see the end of this section.

satisfying our progress property in canonical executions implies the same lower bound for lower bound for algorithms satisfying livelock or starvation freedom. We work with our definition of progress because it fits more conveniently with our proof.

We now define a set of runs C, which we call the *canonical runs*. Our lower bound shows that for any algorithm \mathcal{A} solving the mutual exclusion problem, there exists some $\alpha \in C \cap fair(\mathcal{A})$ such that α has $\Omega(n \log n)$ cost in the state change model. C consists of runs in which each process p_1, \ldots, p_n completes the critical section exactly once. In addition, no process lingers in the critical section: a process that enters the critical section exits in its next step.

Definition 4.3.4 (Canonical Runs) Let \mathcal{A} be an algorithm solving the mutual exclusion problem, and let $\alpha = e_1 e_2 \ldots \in fair(\mathcal{A})$. Then α is a canonical run if it satisfies the following properties.

- 1. For every $i \in [n]$, try_i occurs exactly once in α , and it is the first step of process p_i in α .
- 2. For any $i \in [n]$, if $e_j = \text{enter}_i$ for some $j \ge 1$, then $e_k = \text{exit}_j$, where k is the minimum integer κ larger than j such that $\text{proc}(e_{\kappa}) = i$.

We define C to be the set of canonical runs of A.

The reason we study canonical runs is that they focus exclusively on the cost of the synchronization needed between processes to achieve mutual exclusion. Indeed, since all the processes try to enter the critical section in a canonical run, and since they try to enter in a "balanced" way (*i.e.*, all processes try to enter the same number of times), then it creates a situation requiring maximal synchronization and maximal time for completion. Also, since a process immediately exits the critical section after entering, all the costs in a canonical run can be attributed to the cost of synchronization.

Finally, we discuss a subtle issue regarding the modeling of critical steps. Consider any process p_i . Then the steps enter_i and rem_i are enabled by p_i . That is, p_i decides, using the function $\delta(\cdot, i)$, when it wants to enter the critical and remainder sections. On the other hand, the steps try_i and exit_i are typically modeled as inputs from the environment. That is, we imagine that there is an external "user", for example, a thread in a multithreaded computation, that "causes" p_i to execute try_i, so that the thread can obtain exclusive access to a resource. If p_i manages to enter the critical section on behalf of the thread $(i.e., p_i \text{ enables enter}_i)$, then the thread may later relinquish the resource by causing p_i to execute exit_i. Since we are proving a lower bound for canonical runs, we want to ensure that if enter_i occurs, then exit_i also occurs, as soon as possible (in p_i 's next step). In addition, for the purposes of our lower bound, it suffices to assume that $\delta(\hat{s}_0^i, i) = \text{try}_i$. That is, we assume that the first step that p_i wants to execute in any run is try_i. Next, let $s_i \in S_i$, and suppose that $\delta(s_i, i) = \text{enter}_i$. Then we assume that for all $s \in S$ such that $st(s, i) = s_i$, we

have $\Delta(s, \text{enter}_i, i) = s'_i$, such that $\delta(s'_i, i) = \text{exit}_i$. That is, if s_i is a state of p_i in which it wants to execute enter_i , then in any state s'_i of p_i after p_i executes enter_i , p_i wants to execute exit_i .

4.3.3 The State Change Cost Model

In this section, we define the state change cost model for measuring the cost of a shared memory algorithm. In [1], it was proven that the cost of any shared memory mutual exclusion algorithm is unbounded if we count every shared memory access. To obtain a meaningful measure for cost, researchers have focused on models in which some memory accesses are discounted (assigned zero or unit cost). Two important models that have been studied are the *distributed shared memory (DSM)* model and the *cache coherent (CC)* model [5, 29, 4]. The main feature of both of these models is that, during the course of a run, a register is sometimes considered *local* to a process⁵. Any access by a process to its local registers is free. This is intended to model a situation in hardware in which a piece of memory and a processor are physically located close together, making accesses to that memory very efficient. A generic algorithm in the DSM or CC model works by reading and writing to registers, and also *busywaiting* on some registers. The latter operation means that a process continuously reads some registers, evaluating some predicate on the values of those registers after each read. The process is stuck in a loop while it is busywaiting, and only breaks out of the loop when the busywaiting predicate is satisfied. As long as a process busywaits on local registers, all the reads done during the busywait have a combined *constant* cost⁶.

In this chapter, we define a new cost model, called the *state change (SC)* cost model, which is related to the DSM and CC models. The state change cost model charges an algorithm only for steps that change the system state. In particular, we charge the algorithm a unit cost for each write performed by a process⁷. If a process performs a read step and changes its state after the read, then the algorithm is charged a unit cost. If the process does not change its state after the read, the algorithm is not charged. This charging scheme in effect allows a process to busywait on one register at unit cost. For example, suppose the value of a register ℓ is currently 0, and a process p_i repeatedly reads ℓ , until its value becomes 1. As long as ℓ 's value is not 1, p_i does not change its state, and thus, continues to read ℓ . If ℓ eventually becomes 1, then the algorithm is charged one unit for all reads up to when p_i reads ℓ as 1. The difference between the state change and the CC or DSM model is that a process in the CC or DSM model could potentially busywait on all its registers, until the

 $^{^{5}}$ The DSM and CC models differ in how they define locality. In DSM, each process has a fixed set of local variables. In CC, a variable can be local to different processes at different times.

 $^{^{6}}$ The busywaiting reads do not have zero cost, because typically the registers being busywaited on have to be made local to the busywaiting process, *e.g.* by moving some register values from main memory to a processor's local cache. The move operation is assigned unit cost.

⁷We can show that for any algorithm solving the mutual exclusion problem, a process must change its state after performing a write step. Roughly speaking, this is because if a process does not change its state after a write, then it may stay in the same writing state forever, violating the progress property of mutual exclusion. We show formally in Lemma 4.7.8 that a writing process changes its state.

first one of them satisfies the process's busywaiting predicate. It is not clear what additional power the ability to busywait on multiple registers gives an algorithm. In fact, in almost all algorithms designed for the DSM and CC models, processes busywait on one variable at a time. The mutual exclusion algorithm of Yang and Anderson [40] is one such algorithm, and it incurs $O(n \log n)$ cost in all canonical runs in the SC cost model. Formally, the system state change cost model is defined as follows.

Definition 4.3.5 (System State Change Cost Model) Let \mathcal{A} be an algorithm, and let $\alpha = e_1e_2 \dots e_t \in runs(\mathcal{A})$ be a finite run.

- 1. Let $j \in [t]$, and define $sc(\alpha, j) = 1$ if $st(\alpha(j-1)) \neq st(\alpha(j))$, and $sc(\alpha, j) = 0$ otherwise.
- 2. We define the (system state change) cost of run α to be $C^{s}(\alpha) = \sum_{j \in [t]} sc(\alpha, j)$.

While charging an algorithm for steps that change the system state is a natural cost measure, it turns out to be more convenient in our proofs to charge the algorithm for steps that change the state of *some process*. Thus, we define the following.

Definition 4.3.6 (Process State Change Cost Model) Let \mathcal{A} be an algorithm, and let $\alpha = e_1 e_2 \dots e_t \in runs(\mathcal{A})$ be a finite run.

- 1. Let p_i be a process, and let $j \in [t]$. We define $sc(\alpha, i, j) = 1$ if $st(\alpha(j-1), i) \neq st(\alpha(j), i)$, and $sc(\alpha, i, j) = 0$ otherwise.
- 2. We define the (process state change) cost of run α to be $C^p(\alpha) = \sum_{j \in [n]} sc(\alpha, i, j)$.

Since a system state contains the state of each process, then it is easy to see that $C^p(\alpha) \leq C^s(\alpha)$, for all $\alpha \in runs(\mathcal{A})$. Thus, a cost lower bound for the process state change model implies the same lower bound for the system state change model. In the remainder of this paper, we will only work with the process state change cost model. We write $C(\alpha) \equiv C^p(\alpha)$, for any run $\alpha \in runs(\mathcal{A})$.

In Table 4-1, we provide a summary of the notation we have introduced. The table also includes all the notation introduced in later parts of the chapter.

4.4 Overview of the Lower Bound

In this section, we give a detailed overview of our lower bound proof. For the remainder of this paper, fix \mathcal{A} to be any algorithm solving the mutual exclusion problem. The proof consists of three steps, which we call the *construction step*, the *encoding step*, and the *decoding step*. The construction step builds an equivalence class of finite runs $A_{\pi} \subseteq runs(\mathcal{A})$ for each permutation $\pi \in S_n$, such that for permutations $\pi_1 \neq \pi_2$, we have $A_{\pi_1} \cap A_{\pi_2} = \emptyset$. All runs in A_{π} have the same state change cost C_{π} . The encode step produces a string E_{π} of length $O(C_{\pi})$ for each A_{π} . The decode step reproduces an

Notation	Location of definition
$n, p_1, \ldots, p_n, \mathcal{A}$	Page 48
V,L,v,ℓ	Page 48
$S,S_i,\hat{s}_0,\hat{s}_0^i,s,st(s,i),st(s,\ell)$	Page 48
E, E_i , read and write steps, $read_i(\ell), write_i(\ell, v)$	Page 48
proc(e), reg(e), val(e), type(e)	Page 48
$\delta(s_i, i), \delta(\alpha, i), \Delta(s, e_i, i), \Delta(\alpha, e_i, i)$	Page 49
α , execution, $execs(\mathcal{A})$, extension, $len(\alpha)$	Page 49
$st(lpha,i),st(lpha,\ell),\delta(lpha,i)$	Page 49
run, $run(\alpha)$, $runs(\mathcal{A})$, step sequence, $spseq(\mathcal{A})$, $acc(\alpha)$, $procs(\alpha)$, $\alpha \circ \beta$	Pages 49-50
$\pi, \pi^{-1}, i \leq_{\pi} j, \min_{\pi} S$	Page 51
$i \leq j, (i,j) \in \mathcal{I}$, prefix, consistent total order	Page 51
$\min(S, \preceq), \max_{\preceq} S, \min_{\preceq} S, \diamond(S)$	Pages 51-52
critical steps, try_i , $enter_i$, $exit_i$, rem_i	Page 52
trying, critical, exit, remainder sections	Page 52
fair run, $fair(\mathcal{A})$, canonical runs, \mathcal{C}	Definitions 4.3.2, 4.3.4
mutual exclusion algorithm, well formedness, mutual exclusion, progress	Definition 4.3.3
$C^{s}(\alpha), C^{p}(\alpha), C(\alpha)$	Definitions 4.3.5, 4.3.6, page 56
metastep, \mathcal{M} , attributes of metasteps	Definition 4.5.1
Construct algorithm, $\langle r \rangle$	Figure 4-4, page 63
$\text{iteration}, \ \iota, \mathcal{I}, \iota \oplus 1, \iota \ominus 1, \iota^+, \iota^-, \iota \oplus r, \iota \ominus r, j_i, \iota^n$	Page 67
$M_{\iota}, \preceq_{\iota}, \check{m}_{\iota}, e_{\iota}, \alpha_{\iota}, N_{\iota}, R_{\iota}, R_{\iota}^*, W_{\iota}, W_{\iota}^s$	Definition 4.6.1
version of metastep, m^{ι}, N^{ι}	Definition 4.6.2
critical/read/write create iteration, read/write modify iteration	Page 69
execution γ and output α of LIN, γ order of N , γ order of m , LIN $(N^{\iota}, \preceq_{\iota})$	Page 70
$\Phi(\iota,N), \Phi(\iota,N,k), \phi(\iota,N), \phi(\iota,N,k)$	Definition 4.6.7
$\Psi(\iota,\ell), \Psi^w(\iota,\ell), \Upsilon(\iota,\ell,m), \Upsilon(\iota,m), acc(N)$	Definitions 4.6.15, 4.6.16, page 79
$G((M_{\iota})^{\iota}), G, \mathcal{L}(\iota, N), \lambda(\iota, N, k), \lambda(\iota, N)$	Definitions 4.7.1, 4.7.2, 4.7.3
next π_k step/metastep after (ι, N) , v-reads ℓ after (ι, N)	Definition 4.7.4
$readers(\iota, N, \ell, v), wwriters(\iota, N, \ell), preads(\iota, N, \ell), unmatched preread$	Definition 4.7.4, 4.7.5
extended type, \mathcal{T} , $xtype(e,m)$	Definition 4.8.1
ENCODE algorithm	Figure 4-5
DECODE algorithm	Figure 4-7
iteration of DECODE, $\langle r \rangle_{\rm D}$, ϑ , state of ϑ , σ , $\sigma.x$, N-correct	Page 126, Definition 4.11.1

Figure 4-1: Summary of the notation in this chapter and the location of their definitions.

 $\alpha_{\pi} \in A_{\pi}$ using only input E_{π} . Since different A_{π} 's are disjoint, each E_{π} uniquely identifies one of n! different permutations. Thus, there exists some $\pi \in S_n$ such that E_{π} has length $\Omega(n \log n)$. Then, the run α_{π} corresponding to this E_{π} must have cost $\Omega(n \log n)$.

Fix a permutation $\pi = (\pi_1, \ldots, \pi_n) \in S_n$. We say that a process p_i has lower (resp., higher) index (in π) than process p_j if *i* comes before (resp., after) *j* in π , *i.e.* $i <_{\pi} j$ (resp., $j <_{\pi} i$). For ease of exposition, we will describe the construction step twice, first at a high level, and in a slightly inaccurate way, to convey the general idea, then subsequently in an accurate and more detailed way. In the high level description, we will pretend that each equivalence A_{π} consists of only one run α_{π} . Then, in the construction step, we build in *n* stages *n* different finite runs, $\alpha_1, \ldots, \alpha_n \in runs(\mathcal{A})$, where $\alpha_n = \alpha_{\pi}$. In each α_i , only the first *i* processes in the permutation, $p_{\pi_1}, \ldots, p_{\pi_i}$, take steps. Thus, α_1 is a solo run by process p_{π_1} . Each process runs until it has completed its trying, critical and exit sections once. We will show that the processes in α_i complete their critical sections in the order given by π , that is, p_{π_1} first, then p_{π_2} , etc., and finally, p_{π_i} . Next, we construct run α_{i+1} in which process $p_{\pi_{i+1}}$ also takes steps, until it completes its trying, critical, and exit sections. α_{i+1} is constructed by starting with α_i , and then inserting steps by $p_{\pi_{i+1}}$, in such a way that $p_{\pi_{i+1}}$ is *not seen* by any of the lower indexed processes $p_{\pi_1}, \ldots, p_{\pi_i}$. Roughly speaking, this is done by placing some of $p_{\pi_{i+1}}$'s writes immediately before writes by lower indexed processes, so that the latter writes overwrite any trace of $p_{\pi_{i+1}}$'s presence.

The preceding paragraph described some of the intuition for the construction step. It was inaccurate because it constructed only one run α_{π} , instead of a class of runs A_{π} . We now give a more detailed and accurate description of the construction step. Instead of directly generating a run α_i in stage *i*, we actually generate a set of *metasteps* M_i and a partial order \leq_i on M_i in stage *i*. Roughly speaking, a metastep consists of two sets of steps, the *read* steps and the *write* steps, and a distinguished step among the write steps that we call the *winning* step⁸. All steps access the same register, and each process performs at most one step in a metastep. We say a process *appears* in the metastep if it takes a step in the metastep, and we say the *winner* of the metastep is the process performing the winning step. The purpose of a metastep is to hide, from every process p_1, \ldots, p_n , the presence of all processes appearing in the metastep, except possibly the winner.

Given a set of metasteps M_i and a partial order \leq_i on M_i , we can generate a run from (M_i, \leq_i) by first ordering M_i using any total order consistent with \leq_i , to produce a sequence of metasteps. Then, for each metastep in the sequence, we expand the metastep into a sequence of steps, consisting of the non-winning write steps of the metastep, ordered arbitrarily, followed by the winning step, followed by the read steps, ordered arbitrarily. Notice that this sequence hides the presence of all processes except possibly the winner. That is, if a process p_i did not see another process p_j before the metastep sequence, then p_i does not see p_i after the metastep sequence either, unless p_i is the winner of the metastep sequence. The overall sequence of steps resulting from totally ordering M_i , and then expanding each metastep, is a run which we call a *linearization* of (M_i, \leq_i) . Of course, there may be many total orders consistent with \leq_i , and many ways to expand each metastep, leading to many different linearizations. However, we will show that for the particular M_i and \leq_i we construct, all linearizations are essentially "the same". For example, at the end of all linearizations, all processes have the same state, and all registers have the same values. Also, in all linearizations, the processes $p_{\pi_1}, \ldots, p_{\pi_i}$ each complete their critical sections once, and they do so in that order. It is the set M_n and partial order \leq_n , generated at the end of stage n in the construction step, that we eventually encode in the encoding step. The set A_{π} is the set of all possible linearizations of $(M_n, \leq_n)^9$. We show that all linearizations of (M_n, \leq_n) have the same (state change) cost, and we call this cost C_{π} . The reason we construct a partial order of metasteps instead of constructing a run, *i.e.*, a total

 $^{^{8}}$ A metastep actually has other properties which are described in detail in Section 4.5. However, the current simplified description of a metastep will suffice for this proof overview.

⁹However, as stated, we do not directly encode A_{π} , but rather, encode (M_n, \leq_n) .

ordering of steps, is that the partial order \leq_n on the metasteps of M_n contains fewer orderings between the steps contained in (all the metasteps of) M_n than a total ordering on the steps contained in M_n . In fact, the orderings contained in \leq_n can be seen as representing precisely the information acquired by p_1, \ldots, p_n in the course of a run produced by linearizing (M_n, \leq_n) . It is because of this that we can encode (M_n, \leq_n) using a string with length proportional to C_{π} .

We now describe the encoding step. This step produces a string E_{π} , from input (M_n, \leq_n) . For any process p_i , we show that all the metasteps containing p_i in M_n are totally ordered in \leq_n . Thus, for any metastep containing p_i , we can say the metastep is p_i 's *j*'th metastep, for some *j*. The encoding algorithm uses a table with n columns and an infinite number of rows. In the j'th row and i'th column of the table, which we call cell T(i, j), the encoder records what process p_i does in its j'th metastep. However, to make the encoding short, we only record, roughly speaking, the type, either read, write or critical, of the step that p_i performs in its j'th metastep. That is, we simply record a symbol R, W or C^{10} . In addition, if p_i is the winner of the metastep, we also record a signature of the entire metastep. The signature basically contains a *count* of how many processes in the metastep perform read steps, and how many perform write steps (including the winning step). Note that the signature does not specify *which* processes read or write in the metastep, nor the register or value associated with any step. Now, if there are k processes involved in a metastep, the total number of bits we use to encode the metastep is $O(k) + O(\log k) = O(k)$. Indeed, for each non-winner process in the metastep, we use O(1) bits to record its step type. For the winner process, we record its step type, and use $O(\log k)$ bits to record how many readers and writers are in the metastep. We can show that the state change cost to the algorithm for performing this metastep is k. In particular, each read and write step in the metastep causes a state change. Informally, this shows that the size of the encoding is proportional to the cost incurred by the algorithm. The final encoding of (M_n, \leq_n) is formed by iterating over all the metasteps in M_n , each time filling the table as described above. Then, we concatenate together all the nonempty cells in the table into a string E_{π} .

Lastly, we describe how, using E_{π} as input, the decoding step constructs a run α_{π} that is a linearization of $(M_n, \leq_n)^{11}$. Roughly speaking, at any time during the decoding process, the decoder algorithm has produced a linearization of a *prefix* N of (M_n, \leq_n) . Recall that N is a prefix of (M_n, \leq_n) if $N \subseteq M_n$, and whenever $m \in N$ and $m' \leq_n m$, then $m' \in N$ as well. We say all metasteps in N have been *executed*. The linearization of N is a prefix α (in the normal sense) of run α_{π} . Using N and E_{π} , the decoder tries to find a minimal (with respect to \leq_n) unexecuted metastep m, *i.e.*, a minimal metastep not contained in N. The decoder executes m, by linearizing m and appending the steps to α . After doing this, the decoder has executed prefix $N \cup \{m\}$; the decoder

 $^{^{10}}$ We sometimes also use a fixed set of other symbols, such as PR or SR, to represent the type of a metastep. This is described in detail in Section 4.8. For the purposes of this proof overview, our current simplified description suffices.

¹¹Note that even though our discussion involves π , the decoder does *not* know π . The only input to the decoder is the string E_{π} .

then restarts the decoding loop.

To find a minimal unexecuted metastep, the decoder applies the step functions $\{\delta(\alpha, i)\}_{i \in [n]}$ of \mathcal{A} to the prefix α to compute each process p_i 's next step after α . This is the step that p_i takes in the minimum unexecuted metastep containing p_i . We call this metastep p_i 's next metastep, and denote it by m_i . m_i may be different for different i. Let $\lambda = \{m_i\}_{i \in [n]}$ be the set of next metasteps for all processes p_1, \ldots, p_n . Note that not every metastep in λ is necessarily a minimal unexecuted metastep (rather, it is only the minimum unexecuted metastep containing a particular process). However, we show that there exists some $m \in \lambda$ that is a minimal unexecuted metastep of each process after α . In order to deduce m, the decoder reads E_{π} . Suppose the decoder finds a signature in column i of E_{π} , and the signature indicates there are r reads and w writes in the metastep corresponding to the signature. Suppose also that p_i 's next step accesses register ℓ . Then the decoder will know the following.

- p_i 's next metastep m_i accesses ℓ .
- p_i is the winner of m_i .
- There are r readers, and w 1 other writers besides p_i that appear in m_i .

The decoder looks at the next step that each process will perform, and checks whether there are indeed r processes whose next step is a read on ℓ , and w - 1 processes besides p_i whose next step is a write to ℓ^{12} . Suppose this is the case. Then, these next steps on ℓ are precisely the steps contained in a minimal unexecuted metastep. That is, $m_i \in \lambda$ is a minimal unexecuted metastep, and the steps contained in m_i are the next steps that access ℓ . The decoder executes m_i , by appending the r next read steps and w next write steps on ℓ to the current run, placing all the writes before all the reads, and placing the winning write by p_i last among the writes. Having done this, the decoder has completed one iteration of the decoding loop. The decoder proceeds to the next iteration, and continues until it has read all of E_{π} . We can summarize the decoding algorithm as follows.

- 1. The decoder computes the next step that each process will take, based on the current run the decoder has generated.
- 2. The decoder reads E_{π} to find signatures of unexecuted metasteps.
- 3. If the signature for a register ℓ is *filled*, *i.e.*, the *number* of processes whose next step reads or writes to ℓ matches the numbers indicated by the signature, then these steps are equal to the steps in some minimal unexecuted metastep m.

 $^{^{12}}$ Actually, the decoder also checks whether the number of *prereads* matches the number indicated by the signature. Prereads are discussed in Section 4.5. Section 4.10 describes the decoding algorithm in more detail. For this overview, our simplified presentation suffices to convey the main ideas for the decoding.

4. The decoder linearizes m and appends the steps to the current run. Then the decoder begins the next iteration of the decoding loop, or terminates, if it has read all of E_{π} .

The run α_{π} that the decoder produces after termination is a linearization of (M_n, \leq_n) . As stated earlier, α_{π} can be used to uniquely identify π . Hence, E_{π} also identifies π . Thus, there must exist some $\pi \in S_n$ such that $|E_{\pi}| = \Omega(n \log n)$. Since $|E_{\pi}| = O(C(\alpha_{\pi}))$, then the state change cost of α_{π} is $\Omega(n \log n)$.

4.5 The Construction Step

4.5.1 Preliminary Definitions

In this section, we present the algorithm for the construction step. For the remainder of this chapter, fix \mathcal{A} to be any algorithm solving the mutual exclusion problem.

Recall from our discussion in Section 4.4 that a metastep is, roughly speaking, a set of steps, all performed by different processes and accessing the same register, whose aim is to hide the presence of all but at most one of the processes taking part in the metastep. More precisely, a metastep has one of three types: *read*, *critical*, or *write*. A read (resp., critical) metastep contains only one step, which is a read (resp., critical) step. Notice that since a read or critical step does not change the value of any registers, it does not reveal the presence of any process (that is not already revealed). A write metastep may contain read and write steps. It always contains a write step, which we call the *winning step*. A write metastep can only reveal the presence of the process, called the *winner*, performing the winning step. In addition to containing read and write steps, a write metastep m may be associated with a set of read *metasteps*, which we call the *preread set* of m. The (read steps in the) metasteps in the preread set of m are not actually contained in m. Rather, the association of *preads*(m) to m is based on the fact that in the partial ordering on metasteps that we create, the preread metasteps of m are always ordered before m. We now formalize the preceding description.

Definition 4.5.1 (Metastep) A metastep is identified by a label $m \in \mathcal{M}$, where \mathcal{M} is an infinite set of labels. For any metastep m, we define the following attributes.

- 1. We let $type(m) \in \{R, W, C\}$. If type(m) = R (resp., W, C), we say m is a read (resp., write, critical) metastep.
- 2. If type(m) = C, then crit(m) is a singleton set containing a critical step of some process.
- 3. If type(m) = R, then reads(m) is a singleton set containing a read step of some process.
- 4. If type(m) = W, then we define the following attributes for m.

- (a) reads(m) is a set of read steps, writes(m) and win(m) are sets of write steps, and |win(m)| = 1. reads(m) is called the read steps contained in m, writes(m) is called the (non-winning) write steps contained in m, and ◇(win(m))¹³ is called the winning step in m.
- (b) reads(m), writes(m) and win(m) are mutually disjoint.
- (c) All steps in $reads(m) \cup writes(m) \cup win(m)$ access the same register, and any process performs at most one step in $reads(m) \cup writes(m) \cup win(m)$.
- (d) readers(m) is the set of processes performing the steps in reads(m), and is called the readers of m. writers(m) is the set of processes performing the steps in writes(m), and is called the writers of m. winner(m) is the singleton set containing the process performing the step in win(m). We call ◊(winner(m)) the winner of m.
- (e) We say that any process $i \in readers(m) \cup writers(m) \cup winner(m)$ appears in m. For idiomatic reasons, we also sometimes say that such a process is contained in m.
- (f) We say the value of m, written val(m), is the value written by the step in win(m).
- 5. If m is a read (resp., critical) metastep, then we let steps(m) be the singleton set containing the read (resp., critical) step in m, and we let procs(m) be the singleton set containing the process performing the step in m.
- 6. If m is a write metastep, then we let steps(m) = reads(m) ∪ writes(m) ∪ win(m) be the set of all steps contained in m, and we let procs(m) = readers(m) ∪ writers(m) ∪ winner(m) be the set of all processes appearing in m.
- 7. If the steps in m access a register (that is, if $type(m) \in \{R, W\}$), we let reg(m) be the register accessed by these steps, and we say m accesses reg(m). For idiomatic reasons, we also sometimes say m is a metastep on reg(m).
- 8. For any $i \in procs(m)$, we write step(m, i) for the step that process p_i takes in m.
- 9. If type(m) = W, we let preads(m) be a set of read metasteps, and we call this the preread set of m. If a (read) metastep m is contained in the preread set of some other metastep, then we say m is a preread metastep (in addition to being a read metastep).
- 10. Regardless of the type of m, all the attributes listed above (e.g. reads(m), val(m), preads(m), etc.) are defined for m. Each attribute is initialized to \emptyset , \bot , or a string, depending on the type of the attribute.

¹³Recall that $\diamond(M) = m$, for any singleton set $M = \{m\}$.

Variable	Туре
π	A permutation in S_n .
j	A process in $[n]$.
$M_i, i \in [n], M, R, R^*, W, W^s$	A set of metasteps.
$\leq_i, i \in [n]$	A partial order on a set of metasteps.
$m, \check{m}, m_w, m_{ws}$	A metastep, or \emptyset .
α	A run of \mathcal{A} .
e	A step in E .
l	A register in ℓ .

Figure 4-2: The types and meanings of variables used in CONSTRUCT and GENERATE.

Procedure	Input type(s)	Output type(s)
CONSTRUCT (π)	A permutation in S_n .	A set of metasteps, a p.o. on the set.
SEQ(m)	A metastep.	A step sequence.
$\operatorname{Lin}(M, \preceq)$	A set of metasteps, a p.o. on the set.	A step sequence.
$\operatorname{PLIN}(M, \preceq, m)$	A set of metasteps, a p.o. on the set, a metastep.	A step sequence.
$\mathrm{SC}(\alpha,m,i)$	A run, a metastep, a process.	A boolean.

Figure 4-3: Input and output types of procedures in Figure 4-4. We write "p.o." for partial order.

Given a metastep m, the attributes of m may change during the construction step. For example, at the beginning of the construction step, m may not contain any read or write steps. As the construction progresses, read and write steps may be added to m. However, whatever values its attributes have, the label (*i.e.*, name) of the metastep remains m.

Let M be a set of metasteps, and let \leq be a partial order on M. Then a linearization α of (M, \leq) is any step sequence produced by the procedure $\operatorname{LIN}(M, \leq)$, shown in Figure 4-4¹⁴. If $m \in M$, then we say m is linearized in α . $\operatorname{LIN}(M, \leq)$ works by first ordering the metasteps of M using any total order consistent with \leq . Then it produces a sequence of steps from this sequence of metasteps, by applying the procedure $\operatorname{SEQ}(\cdot)$ to each metastep. Given a metastep m, $\operatorname{SEQ}(m)$ returns a sequence of steps consisting of the write steps of m, then the winning step of m, then the read steps. It uses the (nondeterministic) helper function *concat*, which totally orders a set of steps, in an arbitrary order. The procedure $\operatorname{PLIN}(M, \leq, m)$, where $m \in M$ is a metastep, works similarly to $\operatorname{LIN}(M, \leq)$, except that it only linearizes the metasteps in $\mu \in M$ such that $\mu \leq m$.

4.5.2 The Construct Algorithm

In this section, we show how to create a set of metasteps M_i and a partial order \leq_i on M_i , for every $i \in [n]$, with the properties described earlier. For the remainder of this section, fix an arbitrary permutation $\pi \in S_n$. This is the input to CONSTRUCT. For every $i \in [n]$, the only processes that take steps in any metastep of M_i are processes $p_{\pi_1}, \ldots, p_{\pi_i}$. In any linearization of (M_i, \leq_i) , each

¹⁴Note that a priori, we do not know α is necessarily a run, *i.e.*, that α corresponds to an execution of \mathcal{A} . We prove in Section 4.6.4 that α is in fact a run.

process $p_{\pi_1}, \ldots, p_{\pi_i}$ completes its trying, critical, and exit section once. The construction algorithm is shown in Figure 4-4. Also, Figures 4-2 and 4-3 show the types of the variables used in Figure 4-4, and the input and return types of the procedures in Figure 4-4.

```
1: procedure CONSTRUCT(\pi)
2:
         M_0 \leftarrow \emptyset;
                             \preceq_0 \leftarrow \emptyset
         for i \leftarrow 1, n do
3.
4:
             (M_i, \preceq_i) \leftarrow \text{GENERATE}(M_{i-1}, \preceq_{i-1}, \pi_i)
5:
         end for
         return M_n, and the reflexive, transitive closure of \leq_n
6:
7: procedure GENERATE(M, \preceq, j)
        m \leftarrow \text{new metastep}; \quad crit(m) \leftarrow \{\text{try}_i\}; \quad type(m) \leftarrow C
8:
         M \leftarrow M \cup \{m\}; \quad \check{m} \leftarrow m
9:
10:
        repeat
             \alpha \leftarrow \operatorname{PLIN}(M, \preceq, \check{m}); \quad e \leftarrow \delta(\alpha, j); \quad \ell \leftarrow reg(e)
11:
12:
             switch
                  case type(e) = W:
13:
                       \begin{array}{l} \underset{m_{w} \leftarrow}{ } \mu \left( \mu \in M \right) \land (reg(\mu) = \ell) \land (type(\mu) = \mathtt{W}) \land (\mu \not \preceq \check{m}) \\ m_{w} \leftarrow \min_{\prec} W \end{array} 
14:
15:
                      \mathbf{if} \ m_w \neq \emptyset \ \mathbf{\bar{t}hen}
16:
17:
                          writes(m_w) \leftarrow writes(m_w) \cup \{e\}
                           \preceq \leftarrow \preceq \cup \{(\check{m}, m_w)\}; \quad \check{m} \leftarrow m_w
18:
19:
                      else
20:
                           m \leftarrow \text{new metastep}; \quad win(m) \leftarrow \{e\}
21:
                           reg(m) \leftarrow \ell;
                                                      type(m) \leftarrow W
                           \begin{array}{l} \operatorname{reg}(m) \leftarrow \mathfrak{c}; \quad \operatorname{type}(m) \leftarrow \mathfrak{w} \\ M \leftarrow M \cup \{m\} \\ R \leftarrow \{\mu \mid (\mu \in M) \land (\operatorname{reg}(\mu) = \ell) \land (\operatorname{type}(\mu) = \mathfrak{R}) \land (\mu \not\preceq \check{m})\} \\ R^* \leftarrow \max_{\underline{\checkmark}} R; \quad \operatorname{preads}(m) \leftarrow R^* \\ \text{for all } \mu \in R^* \text{ do} \\ \end{array} 
22.
23:
24 \cdot
25 \cdot
                           26:
27 \cdot
                                                                 \check{m} \leftarrow m
                   \begin{array}{l} \textbf{case } type(e) = \mathbb{R}; \\ W^s \leftarrow \{\mu \mid (\mu \in M) \land (reg(\mu) = \ell) \land (type(\mu) = \mathbb{W}) \land (\mu \not\preceq \check{m}) \land \mathrm{SC}(\alpha, \mu, j) \} \\ m_{ws} \leftarrow \min_{\preceq} W^s \end{array} 
28:
29.
30:
31:
                      if m_{ws} \neq \emptyset then
32:
                           reads(m_{ws}) \leftarrow reads(m_{ws}) \cup \{e\}
33:
                            \preceq \leftarrow \preceq \cup \{(\check{m}, m_{ws})\}; \quad \check{m} \leftarrow m_{ws}
34:
                      else
35:
                           m \leftarrow \text{new metastep}; \quad reads(m) \leftarrow \{e\}
                           reg(m) \leftarrow \ell; \quad type(m) \leftarrow \mathbf{R}; \quad M \leftarrow M \cup \{m\}
36:
37:
                            \preceq \leftarrow \preceq \cup \{(\check{m}, m)\}; \quad \check{m} \leftarrow m
                      end if
38:
39:
                   case type(e) = C:
40:
                       m \leftarrow \text{new metastep}; \quad crit(m) \leftarrow \{e\}; \quad type(m) \leftarrow C
41:
                       M \leftarrow M \cup \{m\}; \quad \preceq \leftarrow \preceq \cup \{(\check{m}, m)\}; \quad \check{m} \leftarrow m
42:
              end switch
43:
         until e = \operatorname{rem}_i
        return M and \preceq
44:
45: end procedure
46: procedure SEQ(m)
47: if type(m) \in \{W, R\} then
48:
             return concat(writes(m)) \circ win(m) \circ concat(reads(m))
49:
        else return crit(m)
50: end procedure
51: procedure Lin(M, \preceq)
52: let \leq^M be a total order on M consistent with \leq
53: order M using \leq^M as m_1, m_2, \dots, m_u
54: return \operatorname{Seq}(m_1) \circ \ldots \circ \operatorname{Seq}(m_u)
55: end procedure
56: procedure PLIN(M, \preceq, m)
57: N \leftarrow \{\mu \mid (\mu \in M) \land (\mu \preceq m)\}
58: return \operatorname{Lin}(N, \leq |_N)
59: end procedure
60: procedure SC(\alpha, m, i)
61: \ell \leftarrow reg(m); v \leftarrow val(m)
62: choose s \in S s.t. (st(s, i) = st(\alpha, i)) \land (st(s, \ell) = v)
63: return \Delta(s, \operatorname{read}_i(\ell), i) \neq st(\alpha, i)
64: end procedure
```

Figure 4-4: Stage i of the construction step.

The procedure CONSTRUCT operates in n stages. In stage i, CONSTRUCT builds M_i and \leq_i by calling the procedure GENERATE with inputs M_{i-1} and \leq_{i-1} (constructed in stage i-1) and π_i , the image of i under π . We define $M_0 = \leq_0 = \emptyset$. We now describe GENERATE (M_i, \leq_i, π_i) . For simplicity, we write M for M_i , \leq for \leq_i , and j for π_i in the remainder of this section. We will refer to line numbers in Figure 4-4 in angle brackets. For example, $\langle 8 \rangle$ refers to line 8, and $\langle 9-12 \rangle$ refers to lines 9 through 12. We sometimes write line numbers within a sentence, to indicate the line in Figure 4-4 that the sentence refers to.

The main body of GENERATE proceeds in a loop. The loop ends when process p_j performs its rem_j action, that is, enters its remainder section. Before entering the main loop within $\langle 10 - 43 \rangle$, GENERATE first creates a new critical metastep m containing try_j, indicating that p_j starts in its trying section $\langle 8 \rangle$. We add m to M, and set \check{m} to $m \langle 9 \rangle$. \check{m} keeps track of the metastep created or modified during the previous or current iteration of the main loop, depending on where we are in the loop¹⁵. We call $\langle 8 - 9 \rangle$ the zeroth iteration of GENERATE.

Next, we begin the main loop between $\langle 10 \rangle$ and $\langle 43 \rangle$. We will call each pass through $\langle 10 - 43 \rangle$ an *iteration* of GENERATE¹⁶. The k'th pass through $\langle 10 - 43 \rangle$ is the k'th iteration. Each iteration updates M and \preceq , by adding or modifying metasteps in M, and adding (but never modifying) relations to \preceq . Let $\iota \geq 1$ denote an iteration of GENERATE, and let ι^- denote the iteration of GENERATE preceding ι (if $\iota = 1$, then ι^- is the zeroth iteration).

In order for the operations performed in iteration ι to be well defined, we require that certain properties hold about the values of M, \leq and \check{m} at the end of ι^- . In particular, we make the following assumptions.

Assumption 2 (Correctness of Iteration ι^- of Generate) Let $M_{\iota^-}, \preceq_{\iota^-}$ and \check{m}_{ι^-} denote the values of M, \preceq and \check{m} at the end of iteration ι^- .

- 1. Any output of $PLIN(M_{\iota^-}, \preceq_{\iota^-}, \check{m}_{\iota^-})$ is a run of \mathcal{A} .
- 2. For any $\ell \in L$, the set of write metasteps in M_{ι^-} accessing ℓ are totally ordered by \leq_{ι^-} .

Technically, we should first prove that these properties hold after ι^- , before describing iteration ι . That is, we should present the proof of correctness for earlier iterations of GENERATE, before describing the current iteration of GENERATE. However, such a presentation would be both complicated and confusing. Therefore, in the interest of expositional clarity, we defer the proofs of properties 1 and 2 of Assumption 2 to parts 1 and 6 of Lemma 4.6.17, respectively, in Section 4.6.4. Both proofs proceed by induction on the iterations of GENERATE. That is, to show that Assumption 2 holds for iteration ι^- , parts 1 and 6 of 4.6.17 assume that GENERATE is well defined for ι^- . This in turn

 $^{^{15}}$ In the first iteration of the main loop, \check{m} is simply the metastep created in $\langle 8\rangle.$

¹⁶We will give a slightly expanded definition of an iteration, taking into account the multiple calls to GENERATE made by CONSTRUCT, in Section 4.6.1. For our present discussion, it suffices to consider only the passes through $\langle 10-43 \rangle$ in the current call to GENERATE by CONSTRUCT.

requires showing that Assumption 2 holds for iteration $\iota - 2$, for which we need GENERATE be well defined for iteration $\iota - 2$, etc. Eventually, in the base case, we prove parts 1 and 6 of Lemma 4.6.17 hold for the zeroth iteration (*i.e.*, after $\langle 9 \rangle$), which does not require any assumptions. Thus, while the validity of GENERATE and the validity of Assumption 2 are mutually dependent, the dependence is inductive, not circular. We will now proceed to describe what happens in the current iteration of GENERATE, supposing Assumption 2 for the previous iteration.

In $\langle 11 \rangle$, we first set α to be a linearization of all metasteps in $\mu \in M$ such that $\mu \leq \check{m}$. This is computed by the function $\text{PLIN}(M, \leq, \check{m})$. We have $\alpha \in runs(\mathcal{A})$, by part 1 of Assumption 2. Using α , we can compute p_j 's next step e as $\delta(\alpha, j)^{17}$. Let ℓ be the register that e accesses, if e is a read or write step¹⁸.

We split into three cases, depending on e's type. If e is a write step $\langle 13 \rangle$, then we set m_w to be the minimum write metastep in M that accesses ℓ , and that $\preceq \check{m} \langle 15 \rangle$. By part 2 of Assumption 2, the set of write metasteps on ℓ is totally ordered, and so either m_w is a metastep, or $m_w = \emptyset^{19}$. When $m_w \neq \emptyset$, we *insert* e into m_w , by adding e to $writes(m_w) \langle 17 \rangle$. The idea is that this hides p_i 's presence, because e will be overwritten by the winning step in m_w before it is read by any process, when we linearize any set of metasteps including m_w . Next, we add the relation (\check{m}, m_w) to \preceq , indicating that $\check{m} \preceq m_w$. Finally, we set \check{m} to be m_w .

In the case where $m_w = \emptyset \langle 19 \rangle$, we create a new write metastep m containing only e, with e as the winning step. Then, we compute the set R^* of the maximal read metasteps in M accessing ℓ that $\not\preceq \check{m}$. The read metasteps on ℓ are not necessarily totally ordered, so R^* may contain several metasteps. We order m after every metastep in $R^* \langle 26 \rangle$. If we did not do this, the processes performing the read metasteps may be able to see p_j in some linearizations. We record having ordered m after all the metasteps in R^* , by setting preads(m) to $R^* \langle 24 \rangle$. Lastly, in $\langle 27 \rangle$, we order m after \check{m} , then set \check{m} to m.

The case when e is a read step is similar. Here, we begin by computing m_{ws} , the minimum write metastep in M accessing ℓ that $\not\preceq \check{m}$, and that would cause p_j to change its state if p_j read the value of the metastep $\langle 30 \rangle$. Since we assumed the set of write metasteps on ℓ is totally ordered, then either m_{ws} is a metastep, or $m_{ws} = \emptyset$. We use the helper function $SC(\alpha, m, j)$, which returns a Boolean value indicating whether process p_j would change its state if it read the value of metastep m when it is in state $st(\alpha, j)$. If $m_{ws} \neq \emptyset$, then we add e to $reads(m_{ws})$. Otherwise, we create a new read metastep m containing only e, and set $reads(m) = \{e\}$.

Lastly, if e is a critical step $\langle 39 \rangle$, then we simply make a new metastep for e and order it after \check{m} .

After n stages of the CONSTRUCT procedure, we output M_n and \leq_n .

¹⁷Recall that $\delta(\alpha, j)$ computes the next step of p_j , using the final state of p_j in α .

¹⁸Recall that by definition, $reg(e) = \perp$ for a critical step e.

¹⁹Recall that by definition, $\min_{\preceq} S$ can either returns the set of minimal elements in S, if there is more than one or no minimal element, or it can return the unique minimum element in S.

4.6 Correctness Properties of the Construction

In this section, we prove a series of properties about CONSTRUCT. The main goal of this section is to prove Theorem 4.6.20, which states that in any linearization of an output of $\text{CONSTRUCT}(\pi)$, all the processes p_1, \ldots, p_n enter the critical section, in the order given by π . We first introduce the notation we will use in our proof, and in the remainder of this chapter, and also give an outline of the structure of the proof.

4.6.1 Notation

In the remainder of this section, fix an arbitrary execution θ of CONSTRUCT. Many of the proofs in this section use induction on θ . We first define terminology to refer to the portions of θ that we induct over. Notice that the CONSTRUCT algorithm has a two level iterative structure. That is, $\langle 3-5 \rangle$ of CONSTRUCT consists of a loop, calling the function GENERATE *n* times. Each call to GENERATE itself loops through $\langle 10-43 \rangle$. We will show in Lemma 4.6.19 that every call to GENERATE in θ terminates. Assuming this, we define j_i , for any $i \in [n]$, to be the number of times GENERATE loops through $\langle 10-43 \rangle$, during the *i*'th call to GENERATE from CONSTRUCT in θ .

Let $i \geq 1, j \in [j_i]$, and consider the *i*'th time that CONSTRUCT calls GENERATE in θ . Then we call $\langle 8-9 \rangle$ of GENERATE *iteration* (i, 0), and we call the *j*'th execution of $\langle 10-43 \rangle$ of GENERATE *iteration* (i, j). We often use the symbol ι (or ι', ι_1 , etc.) to denote an iteration when the actual values of *i* and *j* do not matter. Let $\iota = (i, j)$ be an iteration, for some $i \in [n]$. If $j < j_i$, then we say the *next* iteration after ι is (i, j + 1). If $j = j_i$, then we say the *next* iteration after ι is (i + 1, 0) (unless i = n, in which case there is no next iteration after (n, j_n)). For any $i \in [n]$, we define $\iota^i = (i, j_i)$ for the last iteration in the *i*'th call to GENERATE by CONSTRUCT. We denote the set of all iterations in θ by $\mathcal{I} = \bigcup_{i \in [n], 0 \le j \le j_i} \{(i, j)\}$. In the remainder of this chapter, when we say that ι is an iteration, we mean that $\iota \in \mathcal{I}$.

Using the definition of "next" iteration above, we can order \mathcal{I} in increasing order as

$$(1,0), (1,1), \ldots, (1,j_1), (2,0), (2,1), \ldots, (n-1,j_{n-1}), (n,0), \ldots, (n,j_n).$$

When we say that we induct over the execution θ of CONSTRUCT, we mean that we induct over the iterations in \mathcal{I} , ordered as above. Notice that this ordering is lexicographic. That is, given two iterations $\iota_1 = (i_1, j_1)$ and $\iota_2 = (i_2, j_2)$, we have $\iota_1 < \iota_2$ in the above ordering if either $i_1 < i_2$, or $i_1 = i_2$ and $j_1 < j_2$.

Given an iteration ι , if $\iota \neq \iota^n$, we define $\iota \oplus 1$ as the next iteration in the above ordering. If $\iota = \iota^n$, then we define $\iota^n \oplus 1 = \iota^n$. If $\iota \neq (1,0)$, then we define $\iota \oplus 1$ to be the iteration before ι . If $\iota = (1,0)$, then we define $\iota \oplus 1 = \iota$. We sometimes write ι^+ for $\iota \oplus 1$, and ι^- for $\iota \oplus 1$. Let ι_1 and ι_2 be two iterations, such that $\iota_1 < \iota_2$. Then we define $\iota_2 - \iota_1 = \varsigma$ to be the number of iterations

between ι_1 and ι_2 (in θ). That is, ς is such that $\iota_2 = \iota_1 \underbrace{\oplus 1 \dots \oplus 1}_{\varsigma \text{ times}}$. Also, if ι is an iteration, and $\varsigma \in \mathbb{N}$, then we define $\iota \ominus \varsigma = \iota \underbrace{\ominus 1 \dots \ominus 1}_{\varsigma \text{ times}}$, and $\iota \oplus \varsigma = \iota \underbrace{\oplus 1 \dots \oplus 1}_{\varsigma \text{ times}}$.

We now define notation for the values of the variables of CONSTRUCT during an iteration ι .

Definition 4.6.1 Let $\iota = (i, j)$ be any iteration. Then we define the following.

- 1. If $\iota = (i, 0)$, then we let $M_{\iota}, \preceq_{\iota}$ and \check{m}_{ι} be the values of M, \preceq and \check{m} , respectively, at the end of $\langle 9 \rangle$ in ι . Also, we let $\alpha_{\iota} = \varepsilon$ (the empty run), and $e_{\iota} = try_{\pi_i}$.
- If ι ≠ (i,0), then we let M_ι, ≤_ι, m_ι, e_ι and α_ι be the values of M, ≤, m, e and α, respectively, at the end of (42) in ι.
- 3. We define $N_{\iota} = \{ \mu \mid (\mu \in M_{\iota^-}) \land (\mu \preceq_{\iota^-} \check{m}_{\iota^-}) \}.$
- 4. (a) If j > 0, then we define

$$R_{\iota} = \{\mu \mid (\mu \in M_{\iota^{-}}) \land (reg(\mu) = \ell) \land (type(\mu) = R) \land (\mu \not\preceq_{\iota^{-}} \check{m}_{\iota^{-}})\}$$

to be value of R in $\langle 23 \rangle$ of ι , and we define R_{ι}^* to be the value of R^* in $\langle 24 \rangle$ of ι .

(b) If j = 0, then we define $R_{\iota} = R_{\iota}^* = \emptyset$.

5. (a) If j > 0, then we define

$$W_{\iota} = \{ \mu \mid (\mu \in M_{\iota^{-}}) \land (reg(\mu) = \ell) \land (type(\mu) = \mathsf{W}) \land (\mu \not\preceq_{\iota^{-}} \check{m}_{\iota^{-}}) \}$$

to be value of W in $\langle 14 \rangle$ of iteration ι . We also define

$$W_{\iota}^{s} = \{\mu \mid (\mu \in M_{\iota^{-}}) \land (reg(\mu) = \ell) \land (type(\mu) = k) \land (\mu \not\preceq_{\iota^{-}} \check{m}_{\iota^{-}}) \land \operatorname{SC}(\alpha_{\iota^{-}}, \mu, \pi_{i})\}$$

to be the value of W^s (29) of iteration ι .

(b) If j = 0, then we define $W_{\iota} = W_{\iota}^{s} = \emptyset$.

Notice that in Definition 4.6.1, M_{ι}, \leq_{ι} and \check{m}_{ι} always represent the values of M, \leq and \check{m} at the end of some iteration, be it an iteration of the form (i, 0) for $i \in [n]$, or (i, j) for $i, j \geq 1$. Also, \check{m}_{ι} is the metastep that was either created or modified in $\langle 8 \rangle$, $\langle 15 \rangle$, $\langle 20 \rangle$, $\langle 30 \rangle$, $\langle 35 \rangle$ or $\langle 40 \rangle$ of iteration ι , depending on the behavior of GENERATE in ι . Lastly, for any $i \in [n]$, we define $M_i = M_{\iota^i}$ and $\leq_i = \leq_{\iota^i}$. M_i contains all the metasteps created in iteration ι^i or earlier. Also, it contains all the metasteps that contain process π_i .

Let ι_1 and ι_2 be two different iterations, and let m be a metastep, such that $m \in M_{\iota_1}$ and $m \in M_{\iota_2}$. Then this means that there is a metastep with *label* m in both M_{ι_1} and M_{ι_2} . However,

the values of the *attributes* of m may be different in iterations ι_1 and ι_2 . For example, the set of processes appearing in m, procs(m), may be different in ι_1 and ι_2 . We now define notation to refer to the values of the attributes of m in an iteration ι .

Definition 4.6.2 Let ι be any iteration. Then we define the following.

- If ι = (i,0), for some i ∈ [n], then we define the version of m, written vers(m, ι), as a record consisting of the values of all the attributes of m, at the end of ⟨9⟩.
- If ι ≠ (i,0), for some i ∈ [n], then we define the version of m, written vers(m, ι), as a record consisting of the values of all the attributes of m, at the end of (42).
- Given the name of any attribute of m, such as procs, we write vers(m, ι).procs to refer to the value of procs(m) in ι (either at the end of (9) or (42), depending on whether ι equals (i,0)).

Since we talk about the versions of metasteps extensively in the remainder of the chapter, we will write $vers(m, \iota)$ more concisely as m^{ι} . Given the name of any attribute of m, such as procs, we write $procs(m^{\iota})$ to mean $vers(m, \iota).procs$. As another example, if ι_1 and ι_2 are two iterations, then $reads((\check{m}_{\iota_2})^{\iota_1}) = vers(\check{m}_{\iota_2}, \iota_1).reads$ is the set of read steps contained in \check{m}_{ι_2} , after iteration ι_1 (*i.e.*, at the end of $\langle 9 \rangle$ or $\langle 42 \rangle$). Recall that \check{m}_{ι_2} is the value of the variable \check{m} after iteration ι_2 . The value of \check{m} is, in turn, the label of the metastep that was created or modified in iteration ι_2 . Thus, \check{m}_{ι_2} is itself the label of a metastep.

If all the attributes of a metastep m are the same in two iterations ι_1 and ι_2 , then we write $m^{\iota_1} = m^{\iota_2}$. Certain attributes of a metastep, such as the value val of a write metastep, once set to a non-initial value in some iteration, do not change in any subsequent iteration. In this case, we may omit the version of metastep when referring to this attribute. For example, if m is a write metastep, then we simply write val(m), for the value of m in any iteration. If $m \notin M_{\iota}$, then we define $m^{\iota} = \bot$, so that all attributes of m have the value \bot . Finally, if N is a set of metasteps, then we write $N^{\iota} = \{\mu^{\iota} \mid \mu \in N\}$ for the iteration ι versions of all metasteps in N.

By inspection of the CONSTRUCT algorithm, we see that each iteration ι belongs to one of several types. If $\iota = (i, 0)$, for some $i \in [n]$, then a critical metastep is created in ι . Thus, we say that ι is a *critical create* iteration. If $\iota \neq (i, 0)$, for any $i \in [n]$, then we define the type of ι as follows. In $\langle 11 \rangle$ of ι , CONSTRUCT computes e_{ι} . Then, if the tests on $\langle 13 \rangle$ and $\langle 16 \rangle$ are true (so that $type(e_{\iota}) = W$, and $m_w \neq \emptyset$), we say that ι is a *write modify* iteration. If the tests on $\langle 28 \rangle$ and $\langle 31 \rangle$ are true (so that $type(e_{\iota}) = W$, and $m_w \neq \emptyset$), then we say ι is a *read modify* iteration. If the tests on $\langle 13 \rangle$ and $\langle 19 \rangle$ are true (so that $type(e_{\iota}) = W$, and $m_w = \emptyset$), then we say ι is *write create* iteration. If the tests on $\langle 28 \rangle$ and $\langle 34 \rangle$ are true (so that $type(e_{\iota}) = R$, and $m_{ws} = \emptyset$), we say ι is a *create* iteration. If the test on $\langle 39 \rangle$ is true (so that $type(e_{\iota}) = C$), then we say ι is a *critical create* iteration. If ι is either a read or write modify iteration, we also say ι is a *modify* iteration. Otherwise, we also say ι is a *create* iteration.

Finally, we define notation associated with an execution of the helper function LIN. Let M be a set of metasteps, let \leq be a partial order on M, and let γ represent an execution of $\text{LIN}(M, \leq)$. Recall that γ works by first ordering M using any total order on M consistent with \leq . We call this total order the γ order of M. Having ordered M, γ next calls SEQ(m), for every $m \in M$. Notice that SEQ works with a particular version of m. That is, if γ occurs at the end of iteration ι , then SEQ(m^{ι}) works by ordering the steps in $steps(m^{\iota})$, so that all steps in $writes(m^{\iota})$ precede $\diamond(win(m^{\iota}))$, which precedes all steps in $reads(m^{\iota})$. We call this ordering on $steps(m^{\iota})$ the γ order of m^{ι} . Let α be the step sequence that is produced by execution γ of LIN. Then we call α the output of γ . We also say that α is an output of LIN(M, \leq), since LIN is nondeterministic, and may return different outputs on the same input. In the remainder of this chapter, we will write $\text{LIN}(M^{\iota}, \leq)$ (instead of simply $\text{LIN}(M, \leq)$) to denote the execution of LIN, working with the iteration ι versions of the metasteps in M. Lastly, given an $m \in M$, we write $\text{PLIN}(M^{\iota}, \leq, m) = \text{LIN}(N^{\iota}, \leq)$, where $N = \{\mu \mid (\mu \in M) \land (\mu \leq m)\}$.

4.6.2 Outline of Properties

In this section, we give an outline of the lemmas and theorems appearing in Sections 4.6.3 to 4.6.5. The lemmas are primarily used to prove Theorems 4.6.20 and 4.6.21, though some lemmas, particularly Lemma 4.6.17, are also used in later sections. We will use M and \leq to denote the values of M_{ι} and \leq_{ι} , in some generic iteration ι . The descriptions in this section are meant to convey intuition and to highlight the general logical relationship between the lemmas. They may not correspond exactly with the formal statements of the lemmas. More precise descriptions of the lemmas will be presented when the lemmas are formally stated.

The main goal of the next three subsections is to prove Theorem 4.6.20, which states that in any linearization of $((M_n)^{\iota^n}, \leq_n)$, all the processes p_1, \ldots, p_n enter the critical section, and they do so in the order π . To prove this theorem, we first show some basic properties about CONSTRUCT in Section 4.6.3. For example, we show that \leq is a partial order on M (Lemma 4.6.6), and that the set of metasteps containing any process is totally ordered by \leq (Lemma 4.6.8). Section 4.6.4 shows more advanced properties of CONSTRUCT. Most of the properties in this section are listed in Lemma 4.6.17. Lemma 4.6.17 is proved inductively; that is, it shows the properties hold in some iteration ι , assuming they hold in iteration $\iota \ominus 1$. The reason we list most of the properties are interdependent. For example, proving Part 9 of Lemma 4.6.17 for iteration ι requires first proving Part 5 of the lemma for ι , which requires proving Part 1 for ι , which in turn requires proving Part 9 of the lemma for iteration $\iota \ominus 1$. We now describe the main parts of Lemma 4.6.17.

Let α be a linearization of $((M_n)^{\iota^n}, \leq_n)$, and let p_{π_i} and p_{π_j} be two processes, such that $1 \leq i < j \leq n$. Recall that Theorem 4.6.20 asserts that p_{π_i} enters the critical section before p_{π_j} in

 α . Intuitively, the reason for this is that p_{π_i} does not see p_{π_j} , and so p_{π_i} will not wait for p_{π_j} before p_{π_i} enters the critical section. Formalizing this idea involves the following two strands of argument. Firstly, we need to show that p_{π_i} and p_{π_j} actually enter the critical section in α . This is done by appealing to the progress property of mutual exclusion, in Definition 4.3.3. However, in order to invoke the progress property, we first need to show that α is a run of \mathcal{A} . Indeed, since α is a linearization of $((M_n)^{\iota^n}, \preceq_n)$, we only know a priori that α is step sequence. Showing that $\alpha \in runs(\mathcal{A})$ is the content of Part 1 of Lemma 4.6.17.

In addition to showing that p_{π_i} and p_{π_j} enter the critical section, we need to formalize the idea that p_{π_i} does not see p_{π_j} . This is done in Part 9 of Lemma 4.6.17, which essentially shows that we can *pause* processes $p_{\pi_{i+1}}, \ldots, p_{\pi_j}, \ldots, p_{\pi_n}$ at any point in a run, while continuing to run processes $p_{\pi_1}, \ldots, p_{\pi_i}$, and guarantee that $p_{\pi_1}, \ldots, p_{\pi_i}$ all still enter the critical section. Thus, processes $p_{\pi_1}, \ldots, p_{\pi_i}$ are oblivious to the presence of processes $p_{\pi_{i+1}}, \ldots, p_{\pi_n}$, and will take steps whether or not the latter set of processes take steps. Part 9 of Lemma 4.6.17 relies on Part 5 of the lemma, which shows that the states of $p_{\pi_1}, \ldots, p_{\pi_i}$ and the values of the registers accessed by $p_{\pi_1}, \ldots, p_{\pi_i}$ depend only on what steps $p_{\pi_1}, \ldots, p_{\pi_i}$ took, and not on what steps $p_{\pi_{i+1}}, \ldots, p_{\pi_n}$ took. That is, given two runs, in which processes $p_{\pi_1}, \ldots, p_{\pi_i}$ take the same set of steps, but $p_{\pi_{i+1}}, \ldots, p_{\pi_n}$ take different steps, the states of $p_{\pi_1}, \ldots, p_{\pi_i}$ and the values of the registers they access are the same at the end of both runs. Part 5 uses Part 4 of Lemma 4.6.17, which gives a convenient way to compute the state of a process after a run. There are several other parts of Lemma 4.6.17 that we will describe when we formally present the lemma in Section 4.6.4.

4.6.3 Basic Properties of Construct

This section presents some basic properties of the CONSTRUCT algorithm. Recall that θ is a fixed execution of CONSTRUCT(π), for some $\pi \in S_n$, and that an iteration always refers to an iteration of θ .

The first lemma shows how M_{ι} and \leq_{ι} change during an iteration ι . That is, it shows what happens when we move up one iteration in CONSTRUCT. It says that, except in some boundary cases (when i = (i, 0)), we have the following: α_{ι} is computed by linearizing all the metasteps $m \in M_{\iota^-}$ such that $m \leq_{\iota^-} \check{m}_{\iota^-}$; e_{ι} is a step of π_i computed from α_{ι} ; e_{ι} is a step in \check{m}_{ι} ; \leq_{ι} contains all the relations in \leq_{ι^-} , plus the relation ($\check{m}_{\iota^-}, \check{m}_{\iota}$) (plus possibly some relations of the form (μ, \check{m}_{ι}), for $\mu \in M_{\iota^-}$, if ι is a write create iteration); for any $m \in M_{\iota}$ other than \check{m}_{ι} , the ι and ι^- versions of m are the same.

Lemma 4.6.3 (Up Lemma) Let $\iota = (i, j)$ be any iteration. Then we have the following.

1. If $\iota \neq (i,0)$, then α_{ι} is an output of $\operatorname{PLIN}((M_{\iota^{-}})^{\iota^{-}}, \preceq_{\iota^{-}}, \check{m}_{\iota^{-}}) \equiv \operatorname{LIN}((N_{\iota})^{\iota^{-}}, \preceq_{\iota^{-}})^{20}$. If $\iota = \frac{1}{2^{20}\operatorname{Recall from Definition 4.6.1 that } N_{\iota} = \{\mu \mid (\mu \in M_{\iota^{-}}) \land (\mu \preceq_{\iota^{-}} \check{m}_{\iota^{-}})\}.$

(i, 0), then $\alpha_{\iota} = \varepsilon$.

- 2. $e_{\iota} = \delta(\alpha_{\iota}, \pi_i), e_{\iota} \in steps((\check{m}_{\iota})^{\iota}), and proc(e_{\iota}) = \pi_i.$
- 3. $M_{\iota} = M_{\iota^-} \cup \{\check{m}_{\iota}\}.$
- 4. If $\iota = (i, 0)$, then we have the following.
 - (a) ι is a critical create iteration.
 - (b) $\check{m}_{\iota} \notin M_{\iota^-}$, $e_{\iota} = try_{\pi_i}$, and $procs((\check{m}_{\iota})^{\iota}) = \{\pi_i\}$.
 - (c) For all $m \in M_{\iota^-}, m^{\iota} = m^{\iota^-}$.
 - $(d) \preceq_{\iota^-} = \preceq_{\iota} .$
- 5. If $\iota \neq (i, 0)$ and ι is a create iteration, then we have the following.
 - (a) $\check{m}_{\iota} \notin M_{\iota^{-}}$, and $procs((\check{m}_{\iota})^{\iota}) = \{\pi_i\}.$
 - (b) For all $m \in M_{\iota^{-}}, m^{\iota} = m^{\iota^{-}}$.
 - (c) If $type(\check{m}_{\iota}) \in \{R, C\}$, then $\leq_{\iota} = \leq_{\iota^{-}} \cup \{(\check{m}_{\iota^{-}}, \check{m}_{\iota})\}$.
 - (d) If $type(\check{m}_{\iota}) = W$, then $\leq_{\iota} = \leq_{\iota^{-}} \cup \{(\check{m}_{\iota^{-}}, \check{m}_{\iota})\} \cup \bigcup_{\mu \in R^{*}} \{(\mu, \check{m}_{\iota})\}.$
- 6. If $\iota \neq (i, 0)$ and ι is a modify iteration, then we have the following.
 - (a) $M_{\iota^{-}} = M_{\iota}$, and $\check{m}_{\iota} \in M_{\iota^{-}}$.
 - (b) $\check{m}_{\iota} \not\preceq_{\iota^{-}} \check{m}_{\iota^{-}}$.
 - (c) For all $m \in M_{\iota}$ such that $m \neq \check{m}_{\iota}$, we have $m^{\iota} = m^{\iota^{-}}$.
 - (d) $procs((\check{m}_{\iota})^{\iota}) = procs((\check{m}_{\iota})^{\iota^{-}}) \cup \{\pi_i\}.$
 - $(e) \preceq_{\iota} = \preceq_{\iota^{-}} \cup \{(\check{m}_{\iota^{-}}, \check{m}_{\iota})\}.$

Proof. This lemma essentially lists the different cases that can arise in iteration ι . By inspection of Figure 4-4, it is easy to check that all the statements are correct.

The following lemma states that M and \leq are "stable". In particular, the lemma says that once a metastep is added to M in some iteration, it is never removed in any later iteration. Also, once two metasteps have been ordered in in some iteration, then their ordering never changes during later iterations.

Lemma 4.6.4 (Stability Lemma A) Let ι_1 and ι_2 be two iterations, such that $\iota_1 < \iota_2$. Let $m_1, m_2 \in M_{\iota_1}$, and suppose that $m_1 \preceq_{\iota_1} m_2$, and $m_2 \not\preceq_{\iota_1} m_1$. Then we have the following.

- 1. $m_1, m_2 \in M_{\iota_2}$.
- 2. $m_1 \leq_{\iota_2} m_2$, and $m_2 \not\leq_{\iota_2} m_1$.

Proof. We first prove that the lemma holds when ι_1 and ι_2 differ by one iteration.

Claim 4.6.5 Let ι be any iteration, let $m_1, m_2 \in M_{\iota}$, and suppose that $m_1 \preceq_{\iota} m_2$ and $m_2 \not\preceq_{\iota} m_1$. Then we have the following.

- 1. $m_1, m_2 \in M_{\iota^+}$.
- 2. $m_1 \leq_{\iota^+} m_2$, and $m_2 \not\leq_{\iota^+} m_1$.

Then, to get Lemma 4.6.4, we simply apply Claim 4.6.5 $\iota_2 \ominus \iota_1$ times, starting from iteration ι_1 . We now prove Claim 4.6.5.

Proof of Claim 4.6.5. We prove each part of the claim separately.

• *Part 1*.

By Lemma 4.6.3, we see that $M_{\iota} \subseteq M_{\iota^+}$, and so $m_1, m_2 \in M_{\iota^+}$.

• Part 2, and ι^+ is a create iteration.

By part 5 of Lemma 4.6.3, we have $\leq_{\iota^+} \equiv \leq_{\iota} \cup \bigcup_{\mu \in N} \{(\mu, \check{m}_{\iota^+})\}$, for some $N \subseteq M_\iota$, and $\check{m}_{\iota^+} \notin M_\iota$. By assumption, we have $m_1 \leq_{\iota} m_2$, and $m_2 \not\leq_{\iota} m_1$. Then we have $m_1 \leq_{\iota^+} m_2$, because $\leq_{\iota} \subseteq \leq_{\iota^+}$. Also, we have $m_2 \not\leq_{\iota^+} m_1$. Indeed, if $m_2 \leq_{\iota^+} m_1$, then we must have $m_2 \leq_{\iota^+} \mu$, for some $\mu \in N$, and $\check{m}_{\iota^+} \leq_{\iota^+} m_1$. But we see that $\check{m}_{\iota^+} \not\leq_{\iota^+} m$, for any $m \in M_{\iota^+}$. Thus, we have $m_2 \not\leq_{\iota^+} m_1$.

• Part 2, and ι^+ is a modify iteration.

By part 6 of Lemma 4.6.3, we have $\leq_{\iota^+} \equiv \leq_{\iota} \cup \{(\check{m}_{\iota}, \check{m}_{\iota^+})\}$, where $\check{m}_{\iota^+} \in M_{\iota}$, and $\check{m}_{\iota^+} \not\leq_{\iota} \check{m}_{\iota}$. We have $m_1 \leq_{\iota^+} m_2$, because $\leq_{\iota} \subseteq \leq_{\iota^+}$. Also, we have $m_2 \not\leq_{\iota^+} m_1$. Indeed, if $m_2 \leq_{\iota^+} m_1$, then we must have $m_2 \leq_{\iota} \check{m}_{\iota}$ and $\check{m}_{\iota^+} \leq_{\iota} m_1$. Then, since $m_1 \leq_{\iota} m_2$, we have $\check{m}_{\iota^+} \leq_{\iota} m_1 \leq_{\iota} m_2 \leq_{\iota} \check{m}_{\iota}$, a contradiction. Thus, we have $m_2 \not\leq_{\iota^+} m_1$.

Lemma 4.6.6 (Partial Order Lemma) Let ι be any iteration. Then \preceq_{ι} is a partial order on M_{ι} .

Proof. We use induction on ι . The lemma is true for $\iota = (1,0)$. We show that if the lemma is true up to ι , then it is true for $\iota \oplus 1$. CONSTRUCT creates \preceq_{ι^+} based on \preceq_{ι} and the type of iteration ι^+ . Thus, we consider the following cases.

If ι^+ is a modify iteration, then for any $m_1, m_2 \in M_{\iota^+}$, we have $m_1, m_2 \in M_{\iota}$. Since \preceq_{ι} is a partial order by the inductive hypothesis, then at most one of $m_1 \preceq_{\iota} m_2$ and $m_2 \preceq_{\iota} m_1$ holds. Then, by applying Lemma 4.6.4, we see that at most one of $m_1 \preceq_{\iota^+} m_2$ and $m_2 \preceq_{\iota^+} m_1$ holds as well. Thus, \preceq_{ι^+} is a partial order on M_{ι^+} .

If ι is a create iteration, then by Lemma 4.6.3, we have $\leq_{\iota^+} \equiv \leq_{\iota} \cup \{(\check{m}_{\iota}, \check{m}_{\iota^+})\}$, where $\check{m}_{\iota^+} \notin M_{\iota}$. So, since \leq_{ι} is a partial order on M_{ι} , then \leq_{ι^+} is a partial order on M_{ι^+} . We want to show that for any process, the set of metasteps containing that process is totally ordered. We define the following.

Definition 4.6.7 (Function Φ) Let $\iota = (i, j)$ be any iteration, $k \in [i]$, and $N \subseteq M_{\iota}$. Define the following.

1.
$$\Phi(\iota, k) = \{\mu \mid (\mu \in M_{\iota}) \land (\pi_k \in procs(\mu^{\iota}))\}, and \phi(\iota, k) = |\Phi(\iota, k)|.$$

2. $\Phi(\iota, N, k) = \{\mu \mid (\mu \in N) \land (\pi_k \in procs(\mu^{\iota}))\}, and \phi(\iota, N, k) = |\Phi(\iota, N, k)|.$

Thus, $\Phi(\iota, k)$ and $\phi(\iota, k)$ are the set and number of metasteps containing process π_k after iteration ι . $\Phi(\iota, N, k)$ and $\phi(\iota, N, k)$ are the set and number of metasteps in N containing π_k after ι .

The following lemma essentially states that the set of metasteps containing any process is totally ordered. More precisely, if $\iota = (i, j)$ is an iteration, then there are j+1 metasteps containing π_i in M_{ι} . Also, for any $k \in [i]$, the set of metasteps containing π_k consists of $\check{m}_{(k,h)}$, for $h = 0, \ldots, \phi(\iota, k) - 1$. Furthermore, these metasteps are ordered in increasing order of h. That is, we have $\check{m}_{(k,h-1)} \preceq_{\iota} \check{m}_{(k,h)}$, for any $h \in [\phi(\iota, k) - 1]$.

Lemma 4.6.8 (Order Lemma A) Let $\iota = (i, j)$ be any iteration, and let $k \in [i]$. Then we have the following.

- 1. $\phi(\iota, i) = j + 1$.
- 2. $\Phi(\iota, k) = \{\check{m}_{(k,h)} \mid 0 \le h < \phi(\iota, k)\}.$
- 3. For any $0 \le h_1, h_2 < \phi(\iota, k)$ such that $h_1 < h_2$, we have $\check{m}_{(k,h_1)} \prec_{\iota} \check{m}_{(k,h_2)}$.

Proof. We use induction on ι . If $\iota = (1, 0)$, the lemma is obvious. We show that if the lemma is true for ι , then it is true for $\iota \oplus 1$. Consider the following cases.

• $\iota^+ = (i+1, 0).$

Consider two cases, either k = i + 1, or $k \in [i]$.

In the first case, Lemma 4.6.3 shows that $\Phi(\iota^+, i+1) = {\check{m}_{\iota^+}}$. Thus, there is only one metastep containing process π_{i+1} , and the lemma follows immediately.

Next, let $k \in [i]$. Since k < i + 1, we only need to prove parts 2 and 3 of the lemma. Lemma 4.6.3 shows that $\Phi(\iota^+, k) = \Phi(\iota, k)$. Given $m_1, m_2 \in \Phi(\iota, k)$, m_1 and m_2 are ordered in \leq_{ι} by the inductive hypothesis. By Lemma 4.6.4, m_1 and m_2 are ordered the same way in \leq_{ι^+} as in \leq_{ι} . Thus, parts 2 and 3 of the lemma follow.

• $\iota^+ = (i, j+1).$

Consider two cases, either $k \in [i-1]$, or k = i.

First, let $k \in [i-1]$. Then it suffices to prove parts 2 and 3 of the lemma. By Lemma 4.6.3, we have $\Phi(\iota^+, k) = \Phi(\iota, k)$. Also, for any $m_1, m_2 \in \Phi(\iota, k)$, m_1 and m_2 are ordered in \leq_{ι} by induction, and by Lemma 4.6.4, they are ordered the same way in \leq_{ι^+} . Thus, the lemma holds for all $k \in [i-1]$.

Next, let k = i. By Lemma 4.6.3, we have $\Phi(\iota^+, i) = \Phi(\iota, i) \cup \{\check{m}_{\iota^+}\}$. Also, $\pi_i \in procs((\check{m}_{\iota^+})^{\iota^+})$, and $\pi_i \notin procs((\check{m}_{\iota^+})^{\iota})$. So, there is one more metastep containing π_i in M_{ι^+} than in M_{ι} , and we have $\phi(\iota^+, i) = \phi(\iota, i) + 1 = j + 2$, where the second equation follows from the inductive hypothesis. Thus, part 1 of the lemma holds.

By parts 1 and 2 of the inductive hypothesis, we have $\Phi(\iota, i) = \{\check{m}_{(i,h)} | 0 \le h \le j\}$. Thus, $\Phi(\iota^+, i) = \{\check{m}_{(i,h)} | 0 \le h \le j+1\}$, and part 2 of the lemma holds.

By part 3 of the inductive hypothesis, for any $0 \le h_1, h_2 \le j$ such that $h_1 < h_2$, we have $\check{m}_{(i,h_1)} \prec_{\iota} \check{m}_{(i,h_2)}$. Then by Lemma 4.6.4, we have $\check{m}_{(i,h_1)} \prec_{\iota^+} \check{m}_{(i,h_2)}$. By Lemma 4.6.3, we have $\check{m}_{\iota} \prec_{\iota^+} \check{m}_{\iota^+}$. Thus, for any $0 \le h < j+1$, we have $\check{m}_{(i,h)} \prec_{\iota^+} \check{m}_{\iota^+} = \check{m}_{(i,j+1)}$. Thus, part 3 of the lemma holds.

Let $\iota = (i, j)$ be any iteration. The next lemma compares a prefix N of $(M_{\iota}, \preceq_{\iota})$, with $\check{N} = N \cap M_{\iota^-}$. First, it states that \check{N} is a prefix of $(M_{\iota^-}, \preceq_{\iota^-})$. Next, it states that for any $k \in [i-1]$, N and \check{N} contain the same set of metasteps containing process π_k . Finally, it states that if $\check{m}_{\iota} \notin N$, then N and \check{N} contain the same set of metasteps containing π_i . Otherwise, if $\check{m}_{\iota} \in N$, then N contains one more metastep containing π_i than \check{N} , namely, \check{m}_{ι} . Thus, the lemma compares a prefix with the "version" of the prefix moved down one iteration.

Lemma 4.6.9 (Down Lemma A) Let $\iota = (i, j)$ be any iteration, let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and let $\check{N} = N \cap M_{\iota^{-}}$. Then we have the following.

- 1. \check{N} is a prefix of $(M_{\iota^{-}}, \preceq_{\iota^{-}})$.
- 2. If $\check{m}_{\iota} \notin N$, then for all $k \in [i]$, we have $\Phi(\iota, N, k) = \Phi(\iota^{-}, \check{N}, k)$.
- 3. If $\check{m}_{\iota} \in N$, then for all $k \in [i-1]$, we have $\Phi(\iota, N, k) = \Phi(\iota^-, \check{N}, k)$. Also, we have $\Phi(\iota, N, i) = \Phi(\iota^-, \check{N}, i) \cup \{\check{m}_{\iota}\}$.

Proof. We use induction on ι . The lemma holds for $\iota = (1, 0)$. We show that if the lemma holds up to iteration $\iota \ominus 1$, then it also holds for ι . Let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and $\check{N} = N \cap M_{\iota^{-}}$. We prove each part of the lemma separately.

• Part 1

Let $m_1 \in \check{N}$, $m_2 \in M_{\iota^-}$, and suppose that $m_2 \preceq_{\iota^-} m_1$. To show that \check{N} is a prefix of $(M_{\iota^-}, \preceq_{\iota^-})$, we need to show $m_2 \in \check{N}$. Since $m_1, m_2 \in M_{\iota^-}$ and $m_2 \preceq_{\iota^-} m_1$, then by Lemma 4.6.4, we have $m_1, m_2 \in M_{\iota}$, and $m_2 \preceq_{\iota} m_1$. Since $m_1 \in \check{N}$, then $m_1 \in N$. Since N is a prefix and $m_2 \preceq_{\iota} m_1$, we have $m_2 \in N$. Thus, $m_2 \in N \cap M_{\iota^-} = \check{N}$, and so \check{N} is a prefix of $(M_{\iota^-}, \preceq_{\iota^-})$.

• Part 2

From Lemma 4.6.3, we have that if $m \in M_{\iota}$ and $m \neq \check{m}_{\iota}$, then $m \in M_{\iota^{-}}$. Thus, since $\check{m}_{\iota} \notin N$, we have $N = \check{N}$. Also from Lemma 4.6.3, we get that if $m \in M_{\iota}$ and $m \neq \check{m}_{\iota}$, then $m^{\iota^{-}} = m^{\iota}$. Thus, for any $k \in [i]$, we have $\Phi(\iota, N, k) = \Phi(\iota^{-}, \check{N}, k)$.

• Part 3, ι is a create iteration.

From parts 4 and 5 of Lemma 4.6.3, we get the following. First, we have $M_{\iota} = M_{\iota^-} \cup \{\check{m}_{\iota}\}$, and $\check{m}_{\iota} \notin M_{\iota^-}$. Second, we have $procs((\check{m}_{\iota})^{\iota}) = \{\pi_i\}$. Lastly, if $m \in M_{\iota}$ and $m \neq \check{m}_{\iota}$, then $m^{\iota^-} = m^{\iota}$. Thus, for all $k \in [i-1]$, we have $\Phi(\iota, N, k) = \Phi(\iota^-, N, k)$, and we also have $\Phi(\iota, N, i) = \Phi(\iota^-, \check{N}, i) \cup \{\check{m}_{\iota}\}$.

• Part 3, ι is a modify iteration.

From part 6 of Lemma 4.6.3, we have $M_{\iota} = M_{\iota^-}$. Also, $procs((\check{m}_{\iota})^{\iota}) = procs((\check{m}_{\iota})^{\iota^-}) \cup \{\pi_i\}$, and $m^{\iota} = m^{\iota^-}$ for all $m \neq \check{m}_{\iota}$. Thus again, we have $\Phi(\iota, N, k) = \Phi(\iota^-, \check{N}, k)$, and $\Phi(\iota, N, i) = \Phi(\iota^-, \check{N}, i) \cup \{\check{m}_{\iota}\}$.

Let ι , N and \check{N} be defined as in Lemma 4.6.9. Recall that e_{ι} is the value of e at the end of $\langle 42 \rangle$ in iteration ι . Thus, e_{ι} is computed in $\langle 11 \rangle$ of iteration ι . Let α be a linearization of $(N^{\iota}, \preceq_{\iota})^{21}$, and let $\check{\alpha}$ be the same as α , but with step e_{ι} removed²². The next lemma states that $\check{\alpha}$ is a linearization of $(\check{N}^{\iota^{-}}, \preceq_{\iota^{-}})$.

Lemma 4.6.10 (Down Lemma B) Let $\iota = (i, j)$ be any iteration, let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and let α be an output of $\operatorname{LIN}(N^{\iota}, \preceq_{\iota})$. Let $\check{N} = N \cap M_{\iota^{-}}$, and let $\check{\alpha}$ be α with step e_{ι} removed. Then $\check{\alpha}$ is an output of of $\operatorname{LIN}(\check{N}^{\iota^{-}}, \preceq_{\iota^{-}})$

Proof. Let γ be the execution of $\operatorname{Lin}(N^{\iota}, \preceq_{\iota})$ that produced α . Let $<_N$ be the γ order of N, and for each $m \in N$, let $<_m$ be the γ order of m^{ι} . Since $\check{N} \subseteq N$, then $<_N$ is a total order on \check{N} . We claim $<_N$ is consistent with \preceq_{ι^-} . Indeed, suppose $m_1, m_2 \in N$, and $m_1 <_N m_2$. Then, since $<_N$ is consistent with \preceq_{ι} , we have $m_2 \not\preceq_{\iota} m_1$. Then by the contrapositive of Lemma 4.6.4, we have $m_2 \not\preceq_{\iota^-} m_1$, and

²¹Recall from the end of Section 4.6.1 that $Lin(N^{\iota}, \leq_{\iota})$ is formed by first ordering N with a total order consistent with \leq_{ι} , and then totally ordering $steps(m^{\iota})$, the steps contained in m at the end of iteration ι , for all $m \in N$.

²²If e_{ι} does not occur in α , then $\alpha = \check{\alpha}$.

so the claim holds. Now, define an execution $\check{\gamma}$ of $\operatorname{LIN}(\check{N}^{\iota^-}, \preceq_{\iota^-})$ where we order \check{N} using $<_N$, and for each $m \in \check{N}$, order m^{ι^-} using $<_m$. $\check{\gamma}$ is a valid execution of $\operatorname{LIN}(\check{N}^{\iota^-}, \preceq_{\iota^-})$, because $<_N$ is a total order on \check{N} consistent with \preceq_{ι^-} , and because for all $m \in \check{N}$, we have $steps(m^{\iota^-}) \subseteq steps(m^{\iota})$, so that $<_m$ is a total order on $steps(m^{\iota^-})$. We claim that the output of $\check{\gamma}$ is $\check{\alpha}$. Consider two cases, either $\check{m}_{\iota} \notin N$, or $\check{m}_{\iota} \in N$.

Suppose first that $\check{m}_{\iota} \notin N$. Then, since e_{ι} is contained in $steps((\check{m}_{\iota})^{\iota})$, e_{ι} does not occur in α . Thus, $\alpha = \check{\alpha}$. By Lemma 4.6.3, we have $N = \check{N}$, and for all $m \in \check{N}$, we have $m^{\iota} = m^{\iota^{-}}$. Thus, the output of $\check{\gamma}$ is $\check{\alpha} = \alpha$.

Next, suppose that $\check{m}_{\iota} \in N$. Then α and $\check{\alpha}$ differ only in e_{ι} . Consider the following cases.

• ι is a create iteration.

By Lemma 4.6.3, we have $N = \check{N} \cup \{\check{m}_{\iota}\}$, and $steps((\check{m}_{\iota})^{\iota}) = \{e_{\iota}\}$. Also, if $m \in N$ and $m \neq \check{m}_{\iota}$, then $m^{\iota} = m^{\iota^{-}}$. Thus, the output of $\check{\gamma}$ equals α with step e_{ι} removed, which is $\check{\alpha}$.

• ι is a modify iteration.

By Lemma 4.6.3, we have $N = \check{N}$, $steps((\check{m}_{\iota})^{\iota}) = steps((\check{m}_{\iota})^{\iota^{-}}) \cup \{e_{\iota}\}$, and for $m \in N$ and $m \neq \check{m}_{\iota}$, we have $m^{\iota} = m^{\iota^{-}}$. Thus, again the output of $\check{\gamma}$ equals α with step e_{ι} removed, which is $\check{\alpha}$.

The next lemma essentially states that π_i does not affect the views of process p_{π_k} , for k < i. Recall that for a step sequence α , $acc(\alpha)$ is the set of registers accessed by the steps in α .

Lemma 4.6.11 (Down Lemma C) Let $\iota = (i, j)$ be any iteration, let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and suppose $\check{m}_{\iota} \in N$. Let α be an output of $\text{Lin}(N^{\iota}, \preceq_{\iota})$, and suppose $\alpha \in \text{runs}(\mathcal{A})$. Let $(\check{m}_{\iota})^{\iota}$ be linearized as β in α^{23} , and write $\alpha = \alpha^{-} \circ \beta \circ \alpha^{+}$. Let $\check{\beta}$ be β with step e_{ι} removed, let $\alpha_{1} = \alpha^{-} \circ \beta$, and $\alpha_{2} = \alpha^{-} \circ \check{\beta}^{24}$. Then we have the following.

- 1. For any $k \in [i-1]$, $st(\alpha_1, \pi_k) = st(\alpha_2, \pi_k)$.
- 2. For any $\ell \in acc(\alpha^+)$, we have $st(\alpha_1, \ell) = st(\alpha_2, \ell)$.

Proof. Consider two cases, either $type(e_{\iota}) = \mathbb{R}$, or $type(e_{\iota}) = \mathbb{W}$.

• $type(e_{\iota}) = \mathbb{R}.$

Since e_{ι} is a read step, it does not change the state of any registers. Thus, since β contains at most one step by any process, both parts of the lemma follow immediately.

²³Recall that this means that in the execution of LIN $(N^{\iota}, \preceq_{\iota})$ that produced α , the output of SEQ $((\check{m}_{\iota})^{\iota})$ is β .

²⁴Notice that since we assume $\alpha \in runs(\mathcal{A})$, and since $\alpha^{-} \circ \beta = \alpha_1$ is a prefix of α , then we have $\alpha_1 \in runs(\mathcal{A})$. Also, since β is the linearization of m, it contains at most one step by any process. Thus, since $\check{\beta}$ and β differ in at most one step, and $\alpha^{-} \circ \beta \in runs(\mathcal{A})$, then we have $\alpha^{-} \circ \check{\beta} = \alpha_2 \in runs(\mathcal{A})$.

• $type(e_{\iota}) = W.$

Consider two cases, either $\diamond(winner(\check{m}_{\iota})) \neq \pi_i$, or $\diamond(winner(\check{m}_{\iota})) = \pi_i$.

If $\diamond(winner(\check{m}_{\iota})) \neq \pi_i$, let $e^* = \diamond(win(\check{m}_{\iota}))$ be the winning step in \check{m}_{ι} . By the definition of $SEQ((\check{m}_{\iota})^{\iota})$, the value written by e_{ι} is overwritten by the value written by e^* before it is read by any process π_k , $k \in [i-1]$. Thus, both parts of the lemma follow.

If $\diamond(winner(\check{m}_{\iota})) = \pi_i$, then let $\ell = reg(\check{m}_{\iota})$. By Lemma 4.6.3, ι must be a write create iteration. Then, we have $procs((\check{m}_{\iota})^{\iota}) = {\pi_i}$, and $\beta = e_{\iota}$. So, we have $\alpha_1 = \alpha^- \circ e_{\iota}$ and $\alpha_2 = \alpha^-$, and part 1 of the lemma follows. To show part 2 of the lemma, we prove the following.

Claim 4.6.12 Let e be any step in α^+ . Then e does not access ℓ .

Proof. Suppose for contradiction that there is a step e in α^+ that accesses ℓ . Then either e is a write or a read step on ℓ .

Suppose first that e writes to ℓ . Then e is contained in some write metastep $m \in M_{\iota^-}$. In addition, since e occurs in α^+ , then $m \not\preceq_{\iota} \check{m}_{\iota}$. Indeed, if $m \preceq_{\iota} \check{m}_{\iota}$, then since $(\check{m}_{\iota})^{\iota}$ is linearized as β in α , the linearization of m, and step e, must occur in α^- . Since $m \not\preceq_{\iota} \check{m}_{\iota}$, then we also have $m \not\preceq_{\iota^-} \check{m}_{\iota^-}$. But then, at $\langle 15 \rangle$ in iteration ι , we would have $m_w \neq \emptyset$, because m is a write metastep on register ℓ , and $m \not\preceq_{\iota^-} \check{m}_{\iota^-}$. Thus, the test at $\langle 19 \rangle$ in ι must have failed, and so ι could not have been a write create iteration, a contradiction. Thus, there are no write steps to ℓ in α^+ .

Next, suppose that e reads ℓ . Then e cannot be contained in a write metastep, by the same argument as above. Suppose e is contained in a read metastep m. Then we have $m \in R_{\iota}^{25}$. In $\langle 26 \rangle$ in ι , we set $m \prec_{\iota} \check{m}_{\iota}$. But then, e cannot occur in α^+ , since α^+ only contains (linearizations of) metasteps that $\not\preceq_{\iota} \check{m}_{\iota}$. Again, this is a contradiction. Together with the previous paragraph, this shows that any e in α^+ does not access ℓ .

Claim 4.6.12 is equivalent to saying that for all $\ell' \in acc(\alpha^+)$, $\ell' \neq \ell$. Thus, part 2 of the lemma follows.

Recall that M_k is the output of GENERATE after iteration ι^k . The next lemma is similar to Lemma 4.6.9, but lets us move N "down" multiple iterations.

Lemma 4.6.13 (Down Lemma D) Let $\iota = (i, j)$ be any iteration, and let N be a prefix of $(M_{\iota}, \leq_{\iota})$. Let $k \in [i-1]$, and let $\check{N} = N \cap M_k$. Then we have the following

²⁵Recall from Definition 4.6.1 that $R_{\iota} = \{\mu \mid (\mu \in M_{\iota^-}) \land (reg(\mu) = \ell) \land (type(\mu) = \mathbf{R}) \land (\mu \not\preceq_{\iota^-} \check{m}_{\iota^-})\}.$

- 1. \check{N} is a prefix of (M_k, \leq_k) .
- 2. For all $h \in [k]$, we have $\Phi(\iota, N, h) = \Phi(\iota^k, \check{N}, h)$.

Proof. Let $\varsigma = \iota - \iota^k$ be the number of iterations between ι and ι^k . Let $N_0 = N$, and for $r \in [\varsigma]$, inductively define $N_r = N_{r-1} \cap M_{\iota \ominus r}$. We prove the each part of the lemma separately.

• Part 1.

We first prove the following.

Claim 4.6.14 For all $r \in [\varsigma]$, N_r is a prefix of $(M_{\iota \ominus r}, \preceq_{\iota \ominus r})$.

Proof. This follows from induction on r. Indeed, by Lemma 4.6.9, it holds for r = 1. Also, if it holds for r, then by Lemma 4.6.9, it holds for r + 1.

By Lemma 4.6.4, we have $M_{\iota\ominus r} \subseteq M_{\iota\ominus(r-1)}$, for all $r \in [\varsigma]$. Thus, since $N_r = N_{r-1} \cap M_{\iota\ominus r}$, we have $N_r = N \cap M_{\iota\ominus r}$. Thus, using Claim 4.6.14, where we let $r = \varsigma$, we get that $N_{\varsigma} = \check{N}$ is a prefix of $(M_{\iota\ominus\varsigma}, \preceq_{\iota\ominus\varsigma}) = (M_k, \preceq_k)$.

• *Part 2*.

Let $r \in [\varsigma]$. Then since $h \in [k]$ and k < i, by Lemma 4.6.9, we have that $\Phi(\iota \ominus r, N_r, h) = \Phi(\iota \ominus (r-1), N_{r-1}, h)$. From this, we get

$$\Phi(\iota, N, h) = \Phi(\iota, N_0, h) = \Phi(\iota \ominus 1, N_1, h) = \ldots = \Phi(\iota \ominus \varsigma, N_\varsigma, h) = \Phi(\iota^k, \check{N}, h).$$

4.6.4 Main Properties of Construct

In this section, we formally state and prove the main properties that CONSTRUCT satisfies. We first define the following.

For any iteration ι and any register ℓ , define $\Psi(\iota, \ell)$ to be the set of metasteps in M_{ι} that access ℓ , and define $\Psi^{w}(\iota, \ell)$ to be the set of write metasteps in M_{ι} that access ℓ . If $m \in M_{\iota}$, define $\Upsilon(\iota, \ell, m)$ to be the set of metasteps in M_{ι} that access ℓ , and that also $\preceq_{\iota} m$. Also, define $\Upsilon(\iota, m)$ to be the set of all metasteps μ such that $\mu \preceq_{\iota} m$. Formally, we have the following.

Definition 4.6.15 (Function Ψ) Let ι be any iteration, let $N \subseteq M_{\iota}$, and let $\ell \in L$. Define the following.

- 1. $\Psi(\iota, \ell) = \{\mu \mid (\mu \in M_{\iota}) \land (reg(\mu) = \ell)\}.$
- 2. $\Psi^{w}(\iota, \ell) = \{ \mu \mid (\mu \in M_{\iota}) \land (reg(\mu) = \ell) \land (type(\mu) = \mathbf{W}) \}.$

Definition 4.6.16 (Function Υ) Let ι be any iteration, let $\ell \in L$, and let $m \in M_{\iota}$. Define the following.

1. $\Upsilon(\iota, \ell, m) = \{ \mu \, | \, (\mu \in \Psi(\iota, \ell) \land (\mu \preceq_{\iota} m) \}.$

2.
$$\Upsilon(\iota, m) = \{ \mu \mid (\mu \in M_{\iota}) \land (\mu \preceq_{\iota} m) \}.$$

Given a set of metasteps N, we write $acc(N) = \{reg(\mu) | \mu \in N\}$ for the set of all registers accessed by the metasteps in N. We now state the main properties that CONSTRUCT satisfies in iteration ι .

Lemma 4.6.17 (Properties of Iteration ι of Construct)

Let $\iota = (i, j)$ be any iteration, let $k \in [i]$, and let N be a prefix of $(M_{\iota}, \preceq_{\iota})$. Let α be an output of $\text{Lin}(N^{\iota}, \preceq_{\iota})$. Then we have the following.

- 1. (RUN A) $\alpha \in runs(\mathcal{A})$.
- 2. (RUN B) Suppose $k \in [i-1]$. Let $h \in [k]$, and let α_k be an output of $\text{Lin}((M_k)^{\iota^k}, \preceq_k)$. Then the steps try_{π_h} , enter_{π_h} , exit_{π_h} and rem_{π_h} occur in α_k .
- 3. (READ STEP) Suppose that $type(e_{\iota}) = R$ and $W_{\iota} \neq \emptyset^{26}$. Then we have $type(\check{m}_{\iota}) = W$, and ι is a write modify iteration.
- 4. (DOWN E) Let $\check{\alpha}$ be α with step e_{ι} removed. Then we have the following.
 - (a) $\check{\alpha} \in runs(\mathcal{A})$.
 - (b) If $k \in [i-1]$, then $st(\alpha, \pi_k) = st(\check{\alpha}, \pi_k)$.
 - (c) If $\check{m}_{\iota} \notin N$, then $st(\alpha, \pi_i) = st(\check{\alpha}, \pi_i)$.
 - (d) If $\check{m}_{\iota} \in N$, $type(\check{m}_{\iota}) = W$, and $type(e_{\iota}) = W$, then we have $st(\alpha, \pi_i) = \Delta(\check{\alpha}, e_{\iota}, \pi_i)$.
 - (e) If $\check{m}_{\iota} \in N$, $type(\check{m}_{\iota}) = W$, and $type(e_{\iota}) = R$, then let $\ell = reg(\check{m}_{\iota})$, and let $v = val(\check{m}_{\iota})$. Choose any $s \in S$ such that $st(s, \pi_i) = st(\check{\alpha}, \pi_i)$ and $st(s, \ell) = v$. Then we have $st(\alpha, \pi_i) = \Delta(s, e_{\iota}, \pi_i)$.
 - (f) If $\check{m}_{\iota} \in N$ and $type(\check{m}_{\iota}) = R$, then we have $st(\alpha, \pi_i) = \Delta(\check{\alpha}, e_{\iota}, \pi_i)$.
- 5. (CONSISTENCY A) Let $\iota_1 = (i_1, j_1) \leq \iota$ be an iteration, let N_1 be a prefix of $(M_{\iota_1}, \preceq_{\iota_1})$, and let α_1 be an output of $\text{Lin}((N_1)^{\iota_1}, \preceq_{\iota_1})$. Suppose $k \in [i_1]$. Then if $\Phi(\iota, N, k) = \Phi(\iota_1, N_1, k)$, we have $st(\alpha, \pi_k) = st(\alpha_1, \pi_k)$.
- 6. (ORDER B) Let $\ell \in L$, $m_1 \in \Psi(\iota, \ell)$, and let $m_2 \in \Psi^w(\iota, \ell)$. Then either $m_1 \preceq_{\iota} m_2$ or $m_2 \preceq_{\iota} m_1$.

²⁶Recall from Definition 4.6.1 that $W_{\iota} = \{\{\mu \mid (\mu \in M_{\iota^-}) \land (reg(\mu) = \ell) \land (type(\mu) = \mathsf{W}) \land (\mu \not\preceq_{\iota^-} \check{m}_{\iota^-})\}.$

- 7. (ORDER C) Let $\iota_1 \leq \iota$ be any iteration. Let $\ell \in L$, and let $m \in \Psi^w(\iota_1, \ell)$. Then $\Upsilon(\iota_1, \ell, m) = \Upsilon(\iota, \ell, m)$.
- 8. (CONSISTENCY B) Suppose $k \in [i-1]$. Let $N_1 = N \cap M_k$, and let α_1 be an output of $\operatorname{Lin}((N_1)^{\iota^k}, \preceq_k)$. Then we have the following.
 - (a) For all $h \in [k]$, we have $st(\alpha, \pi_h) = st(\alpha_1, \pi_h)$.
 - (b) For all $\ell \in acc(M_k \setminus N_1)$, we have $st(\alpha, \ell) = st(\alpha_1, \ell)$.
- 9. (EXTENSION) Suppose $k \in [i-1]$. Then there exist step sequences $\check{\alpha}$ and β , and an output α_k of $\operatorname{Lin}((M_k)^{\iota^k}, \preceq_k)$, such that $\alpha_k = \check{\alpha} \circ \beta$ and $\alpha \circ \beta \in \operatorname{runs}(\mathcal{A})$. Furthermore, if $m \in M_k \setminus N$, then the linearization of m^{ι^k} occurs in β .

We first describe Lemma 4.6.17. Let $\iota = (i, j)$ be any iteration, and let $k \in [i]$. Let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and let α be an output of $\text{LIN}(N^{\iota}, \preceq_{\iota})$. Part 1 of the lemma says that α , in addition to being a step sequence, is actually a run of \mathcal{A} .

Part 2 of the lemma says that if $k \in [i-1]$ and $h \in [k]$, then any linearization $((M_k)^{\iota^k}, \preceq_k)$ contains the critical steps of process π_h , namely $\operatorname{try}_{\pi_h}$, $\operatorname{enter}_{\pi_h}$, $\operatorname{exit}_{\pi_h}$ and $\operatorname{rem}_{\pi_h}$.

Part 3 says that if the step computed for π_i in iteration ι , e_{ι} , is a read step on some register ℓ , and if there exist any write metasteps on ℓ that $\not{\leq}_{\iota^-} \check{m}_{\iota^-}$, then e_{ι} must be added to some such metastep. Thus, in particular, ι is a write modify iteration. Note that this does not immediately follow from the assumptions of part 3, because $W_{\iota} \neq \emptyset$ does not immediately imply that $W_{\iota}^s \neq \emptyset$, or $m_{ws} \neq \emptyset$ in $\langle 31 \rangle$ of ι .

Part 4 says that if $\check{\alpha}$ is equal to α with step e_{ι} removed, then $\check{\alpha}$ is a run of \mathcal{A} . The states of all processes other than π_i are the same after α and $\check{\alpha}$. Also, if $\check{m}_{\iota} \notin N$, then the state of π_i is the same after α and $\check{\alpha}$, and if $\check{m}_{\iota} \in N$, then the state of π_i after α can be computed from its state after $\check{\alpha}$, e_{ι} , and (possibly) the value of \check{m}_{ι} . Note that e_{ι} does not necessarily occur at the end of α . Nevertheless, part 4 essentially allows us to move e_{ι} to the end of α , when we want to compute the state of π_i after α .

Part 5 essentially says that the state of a process after a linearization of a prefix from any iteration depends only on the set of metasteps in the prefix that contain the process. More precisely, if $\iota_1 \leq \iota$ is any iteration, N_1 is any prefix of $(M_{\iota_1}, \leq_{\iota_1})$, and α_1 is any linearization of $((N_1)^{\iota_1}, \leq_{\iota_1})$, then as long as π_k is contained in the same set of metasteps in N and N_1 , the state of π_k is the same after α and α_1 .

Part 6 says that for any register ℓ , a write metastep on ℓ is ordered by \leq_{ℓ} with respect to any other (read or write) metastep on ℓ .

Part 7 say that for a write metastep on register ℓ , the set of metasteps on ℓ that precede m in any two iterations is the same, as long as $m \in M$ during the smaller of the two iterations. Part 8 says that if $k \in [i-1]$, $h \in [k]$ and $N_1 = N \cap M_k$, then the state of process π_h is the same after α as after a linearization α_1 of $((N_1)^{\iota^k}, \leq_k)$. Also, the value of any register accessed by a metastep in $M_k \setminus N$ is the same after α and α_1 .

Part 9 of the lemma says that if we start with the run α , in which processes $p_{\pi_1}, \ldots, p_{\pi_i}$ take steps, then for any $k \in [i-1]$, we can extend α to a run $\alpha \circ \beta$, such that only processes $p_{\pi_1}, \ldots, p_{\pi_k}$ take steps in β . Furthermore, $p_{\pi_1}, \ldots, p_{\pi_k}$ all perform their **rem** steps in $\alpha \circ \beta$.

Proof. We use induction on ι . All parts of the lemma are easy to verify for $\iota = (1, 0)$. Indeed, when $\iota = (1, 0)$, then M_{ι} contains one metastep, containing the critical step $\operatorname{try}_{\pi_1}$, and $\preceq_{\iota} = \emptyset$. Thus, we have $\alpha = \varepsilon$ or $\alpha = \operatorname{try}_{\pi_1}$. Then, parts 1, 4 and 5 of the lemma clearly hold, while the other parts are vacuously satisfied. Next, suppose for induction that the lemma holds up to iteration $\iota \ominus 1$; then we show that it also holds for ι . We will call each part of the lemma a *sublemma*. Let γ be the execution of $\operatorname{LIN}(N^{\iota}, \preceq_{\iota})$ that produced α .

1. Part 1, RUN A.

Let $\tilde{N} = N \cap M_{\iota^-}$, and let $\check{\alpha}$ be α with step e_ι removed. Then by Lemma 4.6.9, \tilde{N} is a prefix of $(M_{\iota^-}, \preceq_{\iota^-})$, and by Lemma 4.6.10, $\check{\alpha}$ is an output of $\operatorname{Lin}(N^{\iota^-}, \preceq_{\iota^-})$. Then by the inductive hypothesis, we have $\check{\alpha} \in runs(\mathcal{A})$. If $\check{m}_\iota \notin N$, then since $e_\iota \in steps((\check{m}_\iota)^\iota)$, we have $\alpha = \check{\alpha}$, and so $\alpha \in runs(\mathcal{A})$. Thus, assume that $\check{m}_\iota \in N$.

If $\iota = (i, 0)$, then $e_{\iota} = \operatorname{try}_{\pi_i}$. e_{ι} does not affect the state of any other process or register. Conversely, the states of the other processes and registers do not affect the fact that e_{ι} is the first step by process π_i . Thus, since $\check{\alpha} \in runs(\mathcal{A})$ by induction, we also have $\alpha \in runs(\mathcal{A})$. Next, assume that $\iota \neq (i, 0)$. Then, by Lemma 4.6.3, we have $\check{m}_{\iota^-} \preceq_{\iota} \check{m}_{\iota}$. Thus, since $\check{m}_{\iota} \in N$ and N is a prefix, we have $\check{m}_{\iota^-} \in N$.

Now, to show that $\alpha \in runs(\mathcal{A})$, the main idea is the following. Let α^- and α^+ denote the parts of α before and after e_ι , respectively. Thus, we have $\alpha = \alpha^- \circ e_\iota \circ \alpha^+$. We first want to show that π_i indeed performs the step e_ι after α^- . That is, we want to show that $\delta(\alpha^-, \pi_i) = e_\iota$. To do this, let $N_1 \subseteq M_\iota$ denote the set of all metasteps that are linearized before \check{m}_ι in α . From Lemma 4.6.8, we can see that N_1 and N_ι^{27} contain the same set of metasteps that contain process π_i . Then, using Part 5 of the inductive hypothesis, it follows that π_i is in the same state following α^- and α_ι . Thus, since e_ι is by definition the step that π_i performs after α_ι , e_ι is also the step that π_i performs after α^- , and so we have $\alpha^- \circ e_\iota \in runs(\mathcal{A})$. Now, to complete the proof that $\alpha \in runs(\mathcal{A})$, we use Lemma 4.6.11, which shows that inserting e_ι after α^- does not change the states of processes π_1, \ldots, π_{i-1} , nor the values of any registers accessed in α^+ . Thus, since $\alpha^- \circ \alpha^+ = \check{\alpha} \in runs(\mathcal{A})$ by the inductive hypothesis, we also have $\alpha^- \circ e_\iota \circ \alpha^+ \in runs(\mathcal{A})$, by Theorem 4.3.1.

²⁷Recall from Section 4.6.1 that $N_{\iota} = \{\mu \mid (\mu \in M_{\iota^-}) \land (\mu \preceq_{\iota^-} \check{m}_{\iota^-})\}.$

We now present the formal proof of the lemma. Recall that $\check{m}_{\iota} \in N$, and $\iota \neq (i, 0)$. Let \check{m}_{ι^-} and \check{m}_{ι} be linearized as β_1 and β_2 in α , respectively, and let $\check{\beta}_2$ be β_2 with step e_{ι} removed. Write $\alpha = \alpha_1^- \circ \beta_1 \circ \alpha_2^- \circ \beta_2 \circ \alpha^+$, and $\check{\alpha} = \alpha_1^- \circ \beta_1 \circ \alpha_2^- \circ \check{\beta}_2 \circ \alpha^+$. There are no steps by π_i in $\check{\beta}_2$, by definition. Also, there are no steps by π_i in α_2^- , since \check{m}_{ι} and \check{m}_{ι^-} are the last two metasteps (with respect to \preceq_{ι}) containing π_i .

Let $<_{\gamma}$ be the γ order of N, and let

$$N_1 = \{ \mu \, | \, (\mu \in M_\iota) \land (\mu \leq_\gamma \check{m}_{\iota^-}) \}.$$

 N_1 is a prefix of $(M_{\iota}, \preceq_{\iota})$. Indeed, if $m_1 \in N_1$ and $m_2 \preceq_{\iota} m_1$, then we have $m_2 \leq_{\gamma} m_1$, since $<_{\gamma}$ is consistent with \preceq_{ι} . So, we have $m_2 \in N_1$.

By Lemma 4.6.3, we have that α_{ι} is an output of $\text{LIN}((N_{\iota})^{\iota^{-}}, \preceq_{\iota^{-}})$, and $e_{\iota} = \delta(\alpha_{\iota}, \pi_{i})$. Since $\iota = (i, j)$, then using part 3 of Lemma 4.6.8, we have

$$\Phi(\iota^{-}, N_{1}, i) = \{\check{m}_{(i,h)} \mid 0 \le h \le j - 1\} = \Phi(\iota^{-}, N_{\iota}, i).$$

Let γ_1 be an execution of $\text{LIN}((N_1)^{\iota^-}, \preceq_{\iota^-})$ that orders N_1 using $<_{\gamma}$, and orders every $m \in N_1$ using the γ order of m. Since $\alpha = \alpha_1^- \circ \beta_1 \circ \alpha_2^- \circ \beta_2 \circ \alpha^+$ is the output of γ , and \check{m}_{ι^-} is linearized as β_1 in α , and $m^{\iota} = m^{\iota^-}$ for all $m \in M_{\iota} \setminus \{\check{m}_{\iota}\}$, then $\alpha_1^- \circ \beta_1$ is the output of γ_1 . Thus, since $\Phi(\iota^-, N_1, i) = \Phi(\iota^-, N_{\iota}, i)$, we have by part 5 of the inductive hypothesis that

$$st(\alpha_1^-\circ\beta_1,\pi_i)=st(\alpha_\iota,\pi_i).$$

Let $\alpha' = \alpha_1^- \circ \beta_1 \circ \alpha_2^- \circ \beta_2$, and $\check{\alpha}' = \alpha_1^- \circ \beta_1 \circ \alpha_2^- \circ \check{\beta}_2$. Since $\check{\alpha} = \check{\alpha}' \circ \alpha^+ \in runs(\mathcal{A})$, we have $\check{\alpha}' \in runs(\mathcal{A})$. Also, we have

$$st(\alpha_{\iota}, \pi_i) = st(\alpha_1^- \circ \beta_1, \pi_i) = st(\check{\alpha}', \pi_i).$$

Here, the second equality follows because there are no steps by π_i in α_2^- or in β_2 . From this, we get that

$$\delta(\check{\alpha}', \pi_i) = \delta(\alpha_\iota, \pi_i) = e_\iota$$

Thus, since $\check{\alpha}' \in runs(\mathcal{A})$, and $\check{\alpha}'$ equals α' with step e_{ι} removed, we get that

$$\alpha' \in runs(\mathcal{A}). \tag{4.6}$$

By Lemma 4.6.11, we have $\forall k \in [i-1] : st(\alpha', \pi_k) = st(\check{\alpha}', \pi_k)$, and $\forall \ell \in acc(\alpha^+) : st(\alpha', \ell) = st(\check{\alpha}', \ell)$. Also, there are no steps by process π_i in α^+ . Thus, using the fact that $\check{\alpha} = \check{\alpha}' \circ \alpha^+ \in$

 $runs(\mathcal{A})$ and Theorem 4.3.1, and using Equation 4.6, we have $\alpha' \circ \alpha^+ = \alpha \in runs(\mathcal{A})$.

2. Part 2, RUN B.

Since $\iota = (i, j)$ is an iteration of θ and k < i, then by inspection of CONSTRUCT, the *h*'th call to GENERATE by CONSTRUCT terminated. So, M_k contains a critical metastep containing $\operatorname{rem}_{\pi_h}$, and so $\operatorname{rem}_{\pi_h}$ occurs in α_k . By Part 1 of the inductive hypothesis, $\alpha_k \in \operatorname{runs}(\mathcal{A})$, and so α_k satisfies the well formedness property of Definition 4.3.3. Thus, α_k also contains the steps $\operatorname{try}_{\pi_h}$, enter_{\pi_h} and $\operatorname{exit}_{\pi_h}$.

3. Part 3, READ STEP.

The main idea is the following. Suppose for contradiction that $type(\check{m}_{\iota}) = \mathbb{R}$, so that ι is a read create iteration. Then this means that for every $m \in W_{\iota}$, process π_i does not change its state after reading, in step e_{ι} , the value written by m. Let the maximum metastep in W_{ι} , with respect to \preceq_{ι^-} , be m^* , and let $v^* = val(m^*)$. By part 6 of the inductive hypothesis, W_{ι} is totally ordered by \preceq_{ι^-} , and so m^* is well defined. Using Part 9 of the inductive hypothesis, we can construct a run α' in which e_{ι} occurs after all metasteps in M_{i-1} have occurred. In particular, e_{ι} occurs after all the writes in W_{ι} . The value of ℓ in any extension of α' , in which only p_{π_i} take steps, is v^* . But since π_i does not change its state after reading value v^* , and since $p_{\pi_i}, \ldots, p_{\pi_{i-1}}$ are all in their remainder sections in any extension of α' , then π_i will stay in the same state forever, contradicting the progress property in Definition 4.3.3.

We now present the formal proof. By Part 6 of the inductive hypothesis, W_{ι} is totally ordered by \leq_{ι^-} . Let $m^* = \max_{\leq_{\iota^-}} W_{\iota}$, $v^* = val(m^*)$, and let $\pi_k = \diamond(winner(m^*))$. Then k < i. Indeed, we have $m^* \not\leq_{\iota^-} \check{m}_{\iota^-}$ by the definition of W_{ι} . But for any metastep m containing π_i , that is, for any $m \in \Phi(\iota^-, i)$, we have $m \leq_{\iota^-} \check{m}_{\iota^-}$, by Lemma 4.6.8. Hence, k < i.

By Lemma 4.6.3, we have that α_{ι} is an output of $\operatorname{LIN}((N_{\iota})^{\iota^{-}}, \preceq_{\iota^{-}})$. By Part 9 of the inductive hypothesis, there exists an execution of $\operatorname{LIN}((M_{i-1})^{\iota^{i-1}}, \preceq_{i-1})$ with output $\alpha_{i-1} = \check{\alpha} \circ \beta$, such that $\alpha' = \alpha_{\iota} \circ \beta \in runs(\mathcal{A})$. We have $m^{*} \in M_{i-1}$, since $\pi_{k} = \diamond(winner(m^{*}))$ and k < i, so that M_{i-1} contains all metasteps that contain $p_{\pi_{k}}$. Also, we have $m^{*} \notin N_{\iota}$, since $m^{*} \not\preceq_{\iota^{-}} \check{m}_{\iota^{-}}$. Thus, we have $m^{*} \in M_{i-1} \setminus N_{\iota}$, and the second conclusion of Part 9 of the inductive hypothesis states that the linearization of m^{*} occurs in β . Then, since m^{*} is the maximum write metastep to ℓ in M_{i-1} , with respect to $\preceq_{\iota^{-}}$, we have $m \preceq_{\iota^{-}} m^{*}$, for every $m \in M_{\iota^{-}}$ that is a write metastep on ℓ . Thus, we have $st(\alpha', \ell) = v^{*}$.

Let $s_i = st(\alpha_i, \pi_i)$ be π_i 's state at the end of α_i . By Lemma 4.6.3, we have $e_i = \delta(s_i, \pi_i)$. For any $v \in V$, let

$$S_{v} = \{s \mid (s \in S) \land (st(s, \pi_{i}) = s_{i}) \land (st(s, \ell) = v)\}.$$

That is, S_v is the set of system states in which π_i is in state s_i , and ℓ has value v. Now,

suppose for contradiction that $type(\check{m}_{\iota}) = \mathbb{R}$. Then the test on $\langle 31 \rangle$ of iteration ι must have failed. Thus, by inspection of $\langle 29 \rangle$ and $\langle 31 \rangle$, we have

$$(\forall \mu \in W_{\iota})(\forall s \in S_{val(\mu)}) : \Delta(s, e_{\iota}, \pi_i) = st(\alpha_{\iota}, \pi_i) = s_i.$$

That is, none of the write metasteps in W_{ι} write a value that causes π_i to change its state after α_{ι} . In particular, we have

$$\forall s \in S_{v^*} : \Delta(s, e_\iota, \pi_i) = s_i. \tag{4.7}$$

Notice that β does not contain any steps by π_i , since β comes from a linearization of $((M_{i-1})^{\iota_{i-1}}, \preceq_{i-1})$. Then, since $\delta(\alpha_\iota, \pi_i) = e_\iota$, and $\alpha' = \alpha_\iota \circ \beta \in runs(\mathcal{A})$, we have $\alpha' \circ e_\iota \in runs(\mathcal{A})$. Since $st(\alpha', \ell) = v^*$ and e_ι is a read step, we have $st(\alpha' \circ e_\iota, \ell) = v^*$. Then by Equation 4.7, we have $st(\alpha' \circ e_\iota, \pi_i) = st(\alpha_\iota \circ e_\iota, \pi_i) = s_i$. Thus, we have $st(\alpha' \circ e_\iota) \in S_{v^*}$.

For any $r \in \mathbb{N}$, let $(e_{\iota})^r = \underbrace{e_{\iota} \circ \ldots \circ e_{\iota}}_{r \text{ times}}$. Since $\delta(s_i, \pi_i) = e_{\iota}$ and $st(\alpha' \circ e_{\iota}, \pi_i) = s_i$, we have $\delta(\alpha' \circ e_{\iota}, \pi_i) = e_{\iota}$. Then, we have $\alpha' \circ (e_{\iota})^2 \in runs(\mathcal{A})$. We also have $st(\alpha' \circ (e_{\iota})^2, \ell) = v^*$, and $st(\alpha' \circ (e_{\iota})^2, \pi_i) = s_i$, by Equation 4.7. Thus, $\delta(\alpha' \circ (e_{\iota})^2, \pi_i) = e_{\iota}$, and so $\alpha' \circ (e_{\iota})^3 \in runs(\mathcal{A})$. Following this pattern, we see that for any $r \in \mathbb{N}$, we have $\alpha' \circ (e_{\iota})^r \in runs(\mathcal{A})$.

By part 2 of the inductive hypothesis, we have that for all $h \in [i-1]$, $\operatorname{rem}_{\pi_h}$ appears in α' . Also, since π_h performs $\operatorname{try}_{\pi_h}$ only once, π_h is in its remainder section at the end of $\alpha' \circ (e_\iota)^r$, for every $r \in \mathbb{N}$. Thus, by the progress property in Definition 4.3.3, there exists a sufficiently large $r^* \in \mathbb{N}$ such that $\operatorname{rem}_{\pi_i}$ occurs in $\alpha' \circ (e_\iota)^{r^*}$. But since e_ι is a read step by π_i , this is a contradiction. Thus, we conclude that $type(\check{m}_\iota) = W$, and ι is a write modify iteration.

4. Part 4, DOWN E.

We first describe the main idea of the proof. Parts *a* through *c* follow easily from earlier lemmas or from induction. Part *d* of the sublemma follows because e_{ι} is a write step, and so π_i always transitions to the same state after e_{ι} , as long as e_{ι} is placed somewhere after e_{ι^-} in $\check{\alpha}$. Similarly, part *e* follows because π_i always transitions to the same state after e_{ι} , as long as e_{ι} is placed after $e_{\iota'}$ in $\check{\alpha}$, and e_{ι} reads value *v* in ℓ . Lastly, to see part *f*, note that since \check{m}_{ι} is a read metastep, then by part 3 of the lemma, there are no write steps to ℓ after e_{ι^-} in $\check{\alpha}$. Thus, e_{ι} reads the same value in ℓ , no matter where we place e_{ι} after e_{ι^-} in $\check{\alpha}$, and so, part *f* follows.

We now present the formal proof of the sublemma. Part a of the sublemma follows from Lemma 4.6.10, and part 1 of the inductive hypothesis. For the other parts, consider two cases, either $\check{m}_{\iota} \notin N$, or $\check{m}_{\iota} \in N$. If $\check{m}_{\iota} \notin N$, then since e_{ι} is contained in $steps((\check{m}_{\iota})^{\iota})$, we have $\alpha = \check{\alpha}$. Thus, for any $k \in [i]$, we have $st(\alpha, \pi_k) = st(\check{\alpha}, \pi_k)$, and so Part 4 of the lemma holds.

If $\check{m}_{\iota} \in N$, then consider two cases, either $\iota = (i, 0)$, or $\iota \neq (i, 0)$. If $\iota = (i, 0)$, then $e_{\iota} = \operatorname{try}_{\pi_i}$. Since e_{ι} does not change the state of any registers, part b of the sublemma holds. Also, parts c through f of the lemma do not apply. Thus, the sublemma holds.

Next, suppose $\iota \neq (i, 0)$. Since $\iota \neq (i, 0)$, then e_{ι^-} contains a step by π_i . Suppose \check{m}_{ι} is linearized as β in α , and let $\check{\beta}$ be β with step e_{ι} removed. Write $\alpha = \alpha^- \circ \beta \circ \alpha^+$, and $\check{\alpha} = \alpha^- \circ \check{\beta} \circ \alpha^+$. Also, write $\alpha^- = \alpha_1^- \circ e_{\iota^-} \circ \alpha_2^-$. Since e_{ι^-} is the step taken by π_i before e_{ι} , there are no steps by π_i in α_2^- , $\check{\beta}$ or α^+ . We prove each part of the sublemma separately. Note that part c has already been proven earlier.

• Part b.

By Lemma 4.6.11, for any $k \in [i-1]$, we have $st(\alpha^- \circ \beta, \pi_k) = st(\alpha^- \circ \check{\beta}, \pi_k)$, and $\forall \ell \in acc(\alpha^+) : st(\alpha^- \circ \beta, \ell) = st(\alpha^- \circ \check{\beta}, \ell)$. Then, since α^+ does not contain any steps by π_i , we have

$$st(\alpha, \pi_k) = st(\alpha^- \circ \beta \circ \alpha^+, \pi_k) = st(\alpha^- \circ \check{\beta} \circ \alpha^+, \pi_k) = st(\check{\alpha}, \pi_k).$$

• Part d.

We have

$$st(\alpha, \pi_i) = st(\alpha_1^- \circ e_{\iota^-} \circ \alpha_2^- \circ \beta \circ \alpha^+, \pi_i)$$
$$= st(\alpha_1^- \circ e_{\iota^-} \circ \alpha_2^- \circ \check{\beta} \circ \alpha^+ \circ e_{\iota}, \pi_i)$$
$$= st(\check{\alpha} \circ e_{\iota}, \pi_i).$$

The second equality follows because there are no steps by π_i in α^+ , and because e_i is a write step. The third equality follows by the definition of $\check{\alpha}$.

• Part e.

Since there are no steps by π_i in α_2^- , $\check{\beta}$ or α^+ , we have

$$st(\check{\alpha}, \pi_i) = st(\alpha_1^- \circ e_{\iota^-} \circ \alpha_2^- \circ \check{\beta} \circ \alpha^+, \pi_i)$$
$$= st(\alpha_1^- \circ e_{\iota^-} \circ \alpha_2^- \circ \check{\beta}, \pi_i)$$
$$= st(\alpha_1^- \circ e_{\iota^-} \circ \alpha_2^-, \pi_i)$$
$$= st(\alpha_1^- \circ e_{\iota^-}, \pi_i).$$

Thus, we get

$$\delta(\check{\alpha}, \pi_i) = \delta(\alpha_1^- \circ e_{\iota^-}, \pi_i) = e_{\iota}.$$

Here the second equality follows because e_{ι} is the next step by π_i in α after e_{ι^-} . Since $type(\check{m}_{\iota}) = \mathbb{W}$, then e_{ι} reads $v = val(\check{m}_{\iota})$ in α . Thus, if $s \in S$ is any system state such that $st(s, \pi_i) = st(\check{\alpha}, \pi_i)$ and $st(s, \ell) = v$, then we have $st(\alpha, \pi_i) = \Delta(s, e_{\iota}, \pi_i)$.

• Part f.

Since $type(\check{m}_{\iota}) = \mathbb{R}$, then by part 3 of the lemma, we have $W_{\iota} = \emptyset$. Thus, there are no write steps to ℓ in α_2^- or in α^+ , since e_{ι^-} is contained in $steps((\check{m}_{\iota^-})^{\iota})$, and e_{ι^-} comes before α_2^- and α^+ in α . Also, since $type(\check{m}_{\iota}) = \mathbb{R}$, we have $steps((\check{m}_{\iota})^{\iota}) = \{e_{\iota}\}$, and so $\beta = e_{\iota}$, and $\check{\beta} = \varepsilon$. Thus, we have

$$st(\alpha, \pi_i) = st(\alpha_1^- \circ e_{\iota^-} \circ \alpha_2^- \circ e_{\iota} \circ \alpha^+, \pi_i)$$

$$= st(\alpha_1^- \circ e_{\iota^-} \circ \alpha_2^- \circ \alpha^+ \circ e_{\iota}, \pi_i)$$

$$= st(\alpha_1^- \circ e_{\iota^-} \circ \alpha_2^- \circ \check{\beta} \circ \alpha^+ \circ e_{\iota}, \pi_i)$$

$$= st(\check{\alpha} \circ e_{\iota}, \pi_i).$$

The second equality follows because e_{ι} is a read on ℓ , and there are no writes to ℓ in α^+ . The third equality follows because $\check{\beta} = \varepsilon$.

5. Part 5, Consistency A.

We first describe the main idea of the proof. Consider two cases, either $\iota = \iota_1$, or $\iota > \iota_1$. In the first case, let $\check{N} = N \cap M_{\iota^-}$ and $\check{N}_1 = N_1 \cap M_{\iota^-}$, and let $\check{\alpha}$ and $\check{\alpha}_1$ be the (version ι^-) linearizations of \check{N} and \check{N}_1 . Since $\Phi(\iota, N, k) = \Phi(\iota, N_1, k)$, then we also have $\Phi(\iota^-, \check{N}, k) = \Phi(\iota^-, \check{N}_1, k)$, and so $st(\check{\alpha}, \pi_k) = st(\check{\alpha}_1, \pi_k)$ by induction. Then, to conclude that $st(\alpha, \pi_k) = st(\alpha_1, \pi_k)$, we apply part 4 of the lemma. In the case that $\iota > \iota_1$, we first show that $\Phi(\iota, N, k) = \Phi(\iota_1, N_1, k)$ implies that $\Phi(\iota_1, N, k) = \Phi(\iota_1, N_1, k)$, and then apply part 5 of the inductive hypothesis for iteration ι_1 .

We now present the formal proof. Consider two cases, either $\iota = \iota_1$, or $\iota > \iota_1$.

• Case $\iota = \iota_1$.

Let $\check{N} = N \cap M_{\iota^-}$ and $\check{N}_1 = N_1 \cap M_{\iota^-}$. Also, let $\check{\alpha}$ be α with step e_ι removed, and let $\check{\alpha}_1$ be α_1 with step e_ι removed. By Lemma 4.6.9, both \check{N} and \check{N}_1 are prefixes of $(M_{\iota^-}, \preceq_{\iota^-})$. By Lemma 4.6.10, $\check{\alpha}$ and $\check{\alpha}_1$ are outputs of $\text{Lin}((\check{N})^{\iota^-}, \preceq_{\iota^-})$ and $\text{Lin}((\check{N}_1)^{\iota^-}, \preceq_{\iota^-})$, respectively.

We first show that if $k \in [i-1]$ and $\Phi(\iota, N, k) = \Phi(\iota, N_1, k)$, then we have $st(\alpha, \pi_k) = st(\alpha_1, \pi_k)$. By Lemma 4.6.9, we have $\Phi(\iota, N, k) = \Phi(\iota^-, \check{N}, k)$, and $\Phi(\iota, N_1, k) = \Phi(\iota^-, \check{N}_1, k)$.

Thus, since $\Phi(\iota, N, k) = \Phi(\iota, N_1, k)$, we have $\Phi(\iota^-, N, k) = \Phi(\iota^-, N_1, k)$. Then by part 5 of the inductive hypothesis, we have

$$st(\check{\alpha}, \pi_k) = st(\check{\alpha}_1, \pi_k).$$

By part 4.b of the lemma, we have

$$st(\alpha, \pi_k) = st(\check{\alpha}, \pi_k), \qquad st(\alpha_1, \pi_k) = st(\check{\alpha}_1, \pi_k).$$

Thus, we conclude that $st(\alpha, \pi_k) = st(\alpha_1, \pi_k)$, for all $k \in [i-1]$.

Next, suppose k = i, and $\Phi(\iota, N, i) = \Phi(\iota, N_1, i)$. Consider two cases, either $\check{m}_{\iota} \notin N$, or $\check{m}_{\iota} \in N$.

 $-\check{m}_{\iota} \notin N.$

Since $\check{m}_{\iota} \notin N$ and $\Phi(\iota, N, i) = \Phi(\iota, N_1, i)$, we have $\check{m}_{\iota} \notin N_1$. Then, by Lemma 4.6.9, we have $\Phi(\iota, N, i) = \Phi(\iota^-, \check{N}, i)$ and $\Phi(\iota, N_1, i) = \Phi(\iota^-, \check{N}_1, i)$, and so $\Phi(\iota^-, \check{N}, i) = \Phi(\iota^-, \check{N}_1, i)$. Then, by part 5 of the inductive hypothesis, we have $st(\check{\alpha}, \pi_i) = st(\check{\alpha}_1, \pi_i)$. Since $\check{m}_{\iota} \notin N$, then by part 4.*c* of the lemma, we have $st(\alpha, \pi_i) = st(\check{\alpha}, \pi_i)$, and $st(\alpha_1, \pi_i) = st(\check{\alpha}_1, \pi_i)$. Thus, we have $st(\alpha, \pi_i) = st(\alpha_1, \pi_i)$.

 $-\check{m}_{\iota} \in N.$

Since $\check{m}_{\iota} \in N$ and $\Phi(\iota, N, i) = \Phi(\iota, N_1, i)$, we have $\check{m}_{\iota} \in N_1$. Then, by Lemma 4.6.9, we have $\Phi(\iota, N, i) = \Phi(\iota^-, \check{N}, i) \cup \{\check{m}_{\iota}\}$ and $\Phi(\iota, N_1, i) = \Phi(\iota^-, \check{N}_1, i) \cup \{\check{m}_{\iota}\}$, and so $\Phi(\iota^-, \check{N}, i) = \Phi(\iota^-, \check{N}_1, i)$. Then, by part 5 of the inductive hypothesis, we have $st(\check{\alpha}, \pi_i) = st(\check{\alpha}_1, \pi_i)$. To complete the proof, consider the following cases.

Suppose first that $type(\check{m}_{\iota}) = W$ and $type(e_{\iota}) = R$. Let $\ell = reg(\check{m}_{\iota}), v = val(\check{m}_{\iota})$. Let $s \in S$ be any system state such that $st(s, \pi_i) = st(\check{\alpha}, \pi_i) = st(\check{\alpha}_1, \pi_i)$, and $st(s, \ell) = v$. Then by part 4.e of the lemma, we have

$$st(\alpha, \pi_i) = \Delta(s, e_\iota, \pi_i)$$
 $st(\alpha_1, \pi_i) = \Delta(s, e_\iota, \pi_i).$

Thus, we have $st(\alpha, \pi_i) = st(\alpha_1, \pi_i)$.

Next, suppose that either $type(\check{m}_{\iota}) = \mathbb{W}$ and $type(e_{\iota}) = \mathbb{W}$, or $type(\check{m}_{\iota}) = \mathbb{R}$. Then by parts 4.d and 4.f of the lemma, we have $st(\alpha, \pi_i) = \Delta(\check{\alpha}, e_{\iota}, \pi_i)$, and $st(\alpha_1, \pi_i) = \Delta(\check{\alpha}_1, e_{\iota}, \pi_i)$. Thus, again we have $st(\alpha, \pi_i) = st(\alpha_1, \pi_i)$.

• Case $\iota > \iota_1$

Let $\varsigma = \iota - \iota_1$ be the number of iterations between ι and ι_1 . Define $N^0 = N$ and $\alpha^0 = \alpha$. For $r \in [1, \varsigma]$, inductively let $N^r = N^{r-1} \cap M_{\iota \ominus r}$, and let α^r be α^{r-1} with step $e_{\iota \ominus (r-1)}$ removed. The following lemma states properties about the "versions" of N and α in iteration $\iota \ominus r$, for any $r \in [\varsigma]$.

Claim 4.6.18 For any $r \in [\varsigma]$, we have the following.

- (a) N^r is a prefix of $(M_{\iota \ominus r}, \preceq_{\iota \ominus r})$.
- (b) $\Phi(\iota \ominus r, N^r, k) = \Phi(\iota \ominus (r-1), N^{r-1}, k).$
- (c) α^r is an output of $\operatorname{Lin}((N^r)^{\iota\ominus r}, \preceq_{\iota\ominus r})$.
- (d) $st(\alpha^r, \pi_k) = st(\alpha^{r-1}, \pi_k).$

Proof. We use induction, and prove the claim for r = 1. The proof for other values of r uses the inductive hypothesis for r - 1, and is otherwise the same.

- Part a. Since $N^0 = N$ is a prefix of $(M_{\iota}, \preceq_{\iota})$, then by Lemma 4.6.9, N^1 is a prefix of $(M_{\iota \ominus 1}, \preceq_{\iota \ominus 1})$.
- Part b.

We claim that if k = i, then $\check{m}_{\iota} \notin N^{0}$. Indeed, if k = i and $\check{m}_{\iota} \in N^{0}$, then since we have $\pi_{k} \in procs((\check{m}_{\iota})^{\iota}), \pi_{k} \notin procs((\check{m}_{\iota})^{\iota\ominus 1})$, and $\iota_{1} \leq \iota \ominus 1$, we get that $\Phi(\iota, N^{0}, k) \neq \Phi(\iota_{1}, N_{1}, k)$, a contradiction. Thus, we either have $k \in [i-1]$, or k = iand $\check{m}_{\iota} \notin N^{0}$. In both cases, by Lemma 4.6.9, we have $\Phi(\iota, N^{0}, k) = \Phi(\iota \ominus 1, N^{1}, k)$.

- Part c.

We have $N^1 = N^0 \cap M_{\iota \ominus 1}$, and α^1 equals α^0 with step e_ι removed. Thus, since α is an output of $\operatorname{LIN}(N^\iota, \preceq_\iota)$, then by Lemma 4.6.10, α^1 is an output of $\operatorname{LIN}((N^1)^{\iota \ominus 1}, \preceq_{\iota \ominus 1})$.

- Part d.

As in the proof for part 2, we have that if k = i, then $\check{m}_{\iota} \notin N^0$. Thus, by parts 4.b and 4.c of the lemma, we have that $st(\alpha^1, \pi_k) = st(\alpha^0, \pi_k)$.

We now complete the proof of part 5 of the lemma. From part 1 of Claim 4.6.18, we have that N^{ς} is a prefix of $(M_{\iota \ominus \varsigma}, \preceq_{\iota \ominus \varsigma}) = (M_{\iota_1}, \preceq_{\iota_1})$. By inductively applying Claim 4.6.18, starting from r = 1 up to $r = \varsigma$, we get from part 2 of Claim 4.6.18 that

$$\Phi(\iota_1, N^{\varsigma}, k) = \Phi(\iota, N, k)$$

By inductively applying part 3 of Claim 4.6.18, we get that there exists an execution of $\text{Lin}((N^{\varsigma})^{\iota_1}, \preceq_{\iota})$ with output α^{ς} .

Since $\Phi(\iota, N, k) = \Phi(\iota_1, N_1, k)$ by assumption, then by part 2 of Claim 4.6.18, we have $\Phi(\iota_1, N^{\varsigma}, k) = \Phi(\iota_1, N_1, k)$. Thus, by part 5 of the inductive hypothesis, we have

$$st(\alpha^{\varsigma}, \pi_k) = st(\alpha_1, \pi_k).$$

Finally, by inductively applying part 4 of Claim 4.6.18, we get that

$$st(\alpha, \pi_k) = st(\alpha^{\varsigma}, \pi_k).$$

Thus, we have $st(\alpha, \pi_k) = st(\alpha_1, \pi_k)$.

6. Part 6, Order B.

The main idea is the following. If ι is a modify iteration, then $M_{\iota} = M_{\iota^-}$, and also, all metasteps are ordered the same way in \leq_{ι} and \leq_{ι^-} . Thus, the sublemma follows by induction. If ι is a create iteration, then we can show that $W_{\iota} = \emptyset$, either using part 3 of the lemma (if ι is a read create iteration), or by direct inspection of CONSTRUCT (if ι is a write create iteration). Thus, for any write metastep $m_2 \in M_{\iota^-}$ on ℓ , we have $m_2 \leq_{\iota^-} \check{m}_{\iota^-} \prec_{\iota} \check{m}_{\iota}$. From this, the lemma follows.

We now present the formal proof. Choose an $\ell \in L$, $m_1 \in \Psi(\iota, \ell)$ and $m_2 \in \Psi^w(\iota, \ell)$, and consider the following cases.

• ι is a critical create iteration.

By Lemma 4.6.3, we either have $\leq_{\iota} = \leq_{\iota^-}$, or $\leq_{\iota} = \leq_{\iota^-} \cup \{(\check{m}_{\iota^-}, \check{m}_{\iota})\}$. Also, $\check{m}_{\iota} \notin M_{\iota^-}$, and \check{m}_{ι} contains a critical step that does not access any registers. Thus, since m_1 and m_2 are ordered in \leq_{ι^-} by part 6 of the inductive hypothesis, they are ordered in the same way in \leq_{ι} , by Lemma 4.6.4.

• ι is a read create iteration.

By Lemma 4.6.3, we have $\leq_{\iota} = \leq_{\iota^-} \cup \{(\check{m}_{\iota^-}, \check{m}_{\iota})\}$. If $reg(e_{\iota}) \neq \ell$, then the sublemma clearly holds in ι .

If $reg(e_{\iota}) = reg(\check{m}_{\iota}) = \ell$, then since ι is a read create iteration, by part 3 of the lemma, we have $W_{\iota} = \emptyset$. Since m_1 and m_2 are ordered in \preceq_{ι^-} by induction, they are ordered the same way in \preceq_{ι} . Also, since $W_{\iota} = \emptyset$ and $m_2 \in \Psi^w(\iota, \ell)$, then we have $m_2 \preceq_{\iota^-} \check{m}_{\iota^-}$. Finally, we have $\check{m}_{\iota^-} \prec_{\iota} \check{m}_{\iota}$, by (37) of ι . Thus, the sublemma holds for ι .

• *ι* is a write create iteration.

If $reg(e_{\iota}) \neq \ell$, then the sublemma holds in ι . If $reg(e_{\iota}) = \ell$, then since ι is a write create iteration, then the test on $\langle 19 \rangle$ in iteration ι succeeded, and so $W_{\iota} = \emptyset$. Thus, $m_2 \preceq_{\iota^-} \check{m}_{\iota^-}$, and so by $\langle 27 \rangle$ of iteration ι , we have $m_2 \prec_{\iota} \check{m}_{\iota}$. Also, if $m_1 \in R_{\iota}$, then it follows from $\langle 26 \rangle$ of ι that $m_1 \prec_{\iota} \check{m}_{\iota}$. Lastly, m_1 and m_2 are ordered the same way in $\iota^$ and ι . Thus, the sublemma holds for ι .

• ι is a modify iteration.

By Lemma 4.6.3, we have $M_{\iota^-} = M_{\iota}$. Thus, for any $m_1, m_2 \in M_{\iota}$, we have $m_1, m_2 \in M_{\iota^-}$, and so by Lemma 4.6.4, m_1 and m_2 are ordered the same way in ι as in ι^- .

7. Part 7, Order C.

We prove the sublemma in the case when ι and ι_1 differ by one iteration. The proof for a general ι_1 is simply an inductive version of the following argument. Let $\ell \in L$ and $m \in \Psi^w(\iota, \ell)$. Then we show that $\Upsilon(\iota, \ell, m) = \Upsilon(\iota^-, \ell, m)$. Let $m_1 \in \Psi(\iota, \ell)$. Then by part 6 of the inductive hypothesis, either $m \preceq_{\iota^-} m_1$ or $m_1 \preceq_{\iota^-} m$. So by Lemma 4.6.4, either $m \preceq_{\iota} m_1$ or $m_1 \preceq_{\iota} m$, and so we have $\Upsilon(\iota^-, \ell, m) \subseteq \Upsilon(\iota, \ell, m)$. So, to show $\Upsilon(\iota, \ell, m) = \Upsilon(\iota^-, \ell, m)$, it suffices to show the following:

If
$$reg(\check{m}_{\iota}) = \ell$$
 and $\check{m}_{\iota} \not\preceq_{\iota^{-}} m$, then $\check{m}_{\iota} \not\preceq_{\iota} m$. (*)

To show (*), suppose first that ι is a modify iteration. Then $\check{m}_{\iota} \in M_{\iota}$. It suffices to consider the case when \check{m}_{ι} accesses ℓ . Then, since $\check{m}_{\iota} \not\preceq_{\iota^{-}} m$ by assumption, we have by part 6 of the inductive hypothesis that $m \preceq_{\iota^{-}} \check{m}_{\iota}$. Thus, by Lemma 4.6.4, we have $m \preceq_{\iota} \check{m}_{\iota}$, and (*) holds. Next, suppose ι is a read or write create iteration. Then we claim that $W_{\iota} = \emptyset$. Indeed, if ι is a write create iteration, then $W_{\iota} = \emptyset$, or else the test on $\langle 19 \rangle$ of ι would fail, and ι would not be a write create iteration. If ι is a read create iteration, then part 3 of the lemma implies that $W_{\iota} = \emptyset$. Now, since m is a write metastep on ℓ , then $m \not\in W_{\iota}$, and so $m \preceq_{\iota^{-}} \check{m}_{\iota^{-}} \prec_{\iota} \check{m}_{\iota}$. So, the assumption of (*) does not hold. Thus, again we have $\Upsilon(\iota, \ell, m) = \Upsilon(\iota^{-}, \ell, m)$.

8. Part 8, Consistency B.

The main idea is the following. To show part a of the sublemma, we use the fact that $h \leq k < i$ and Lemma 4.6.13 to show that $\Phi(\iota, N, h) = \Phi(\iota^k, N_1, h)$, and then apply part 8 of the lemma to conclude that $st(\alpha, \pi_h) = st(\alpha_1, \pi_h)$. For part b, suppose that $\check{m}_{\iota} \in N$; otherwise, part bfollows easily by induction. If e_{ι} is a read step, then part b follows easily. If e_{ι} is a write step, and π_i is not the winner of \check{m}_{ι} , then the value that π_i writes is overwritten by the value written by the winner of \check{m}_{ι} , and part b again follows. If e_{ι} is a write step and π_i is also the winner of \check{m}_{ι} , then ι is a write create iteration. Let $\ell_1 = reg(\check{m}_{\iota})$. We claim that ℓ_1 is not accessed by any metastep in $M_k \setminus N_1$. Indeed, if there is a write metastep $m \in M_k \setminus N_1$ on ℓ_1 , then $m \in W_{\iota} \neq \emptyset$, and so ι is a write modify iteration, a contradiction. Otherwise, if there is a read metastep $m \in M_k \setminus N_1$ on ℓ , then $m \in R_{\iota} \neq \emptyset$, and we have $m \prec_{\iota} \check{m}_{\iota}$. Then, since $\check{m}_{\iota} \in N$, we have $m \in N$, and $m \notin M_k \setminus N_1$, which is again a contradiction. Thus, $\ell_1 \notin acc(M_k \setminus N_1)$, and part b of the sublemma follows.

We now present the formal proof. Since $k \in [i]$ and $h \in [k]$, then by Lemma 4.6.13, \tilde{N} is a prefix of (M_k, \leq_k) , and $\Phi(\iota, N, h) = \Phi(\iota^k, N_1, h)$. Thus, by part 8 of the lemma, we have $st(\alpha, \pi_h) = st(\alpha_1, \pi_h)$, and part 1 of the sublemma holds.

For part 2 of the sublemma, we consider two cases, either $\check{m}_{\iota} \notin N$, or $\check{m}_{\iota} \in N$.

If $\check{m}_{\iota} \notin N$, then $N = N \cap M_{\iota^-}$, and so by Lemmas 4.6.9 and 4.6.10, N is a prefix of $(M_{\iota^-}, \preceq_{\iota^-})$, and α is the output of an execution of $\text{LIN}((N)^{\iota^-}, \preceq_{\iota^-})$. Then by part 8 of the inductive hypothesis, we have $st(\alpha, \ell) = st(\alpha_1, \ell)$, for all $\ell \in acc(M_k \setminus N_1)$.

If $\check{m}_{\iota} \in N$, then suppose \check{m}_{ι} is linearized as β in α , and let $\check{\beta}$ be β with step e_{ι} removed. Write $\alpha = \alpha^{-} \circ \beta \circ \alpha^{+}$, and let $\check{\alpha} = \alpha^{-} \circ \check{\beta} \circ \alpha^{+}$, and $\check{N} = N \cap M_{\iota^{-}}$. By Lemmas 4.6.9 and 4.6.10, \check{N} is a prefix of $(M_{\iota^{-}}, \preceq_{\iota^{-}})$, and $\check{\alpha}$ is the output of some execution of $\text{LIN}((\check{N})^{\iota^{-}}, \preceq_{\iota^{-}})$. Then by the inductive hypothesis, we have

$$\forall \ell \in acc(M_k \setminus N_1) : st(\check{\alpha}, \ell) = st(\alpha_1, \ell).$$
(4.8)

Let $\ell \in acc(M_k \setminus N_1)$. To show that $st(\alpha, \ell) = st(\alpha_1, \ell)$, consider the following cases.

• $type(e_{\iota}) = R$.

 e_{ι} does not change the state of any register, and so $st(\alpha^{-} \circ \beta, \ell) = st(\alpha^{-} \circ \check{\beta}, \ell)$. Also, e_{ι} is the last step by process π_i in α , and so there are no steps by π_i in α^+ . Thus, we have

$$st(\alpha, \ell) = st(\alpha^{-} \circ \beta \circ \alpha^{+}, \ell)$$
$$= st(\alpha^{-} \circ \check{\beta} \circ \alpha^{+}, \ell)$$
$$= st(\check{\alpha}, \ell)$$
$$= st(\alpha_{1}, \ell).$$

Here, the third equation follows by the definition of $\check{\alpha}$, and the last equation follows by Equation 4.8.

• $type(e_{\iota}) = W$, and $\diamond(winner(\check{m}_{\iota})) \neq \pi_i$.

The value written by step e_{ι} is overwritten by the value written by step $\diamond(win(\check{m}_{\iota}))$ before it is read by any process. Thus, $st(\alpha^{-} \circ \beta, \ell) = st(\alpha^{-} \circ \check{\beta}, \ell)$. Since there are no steps by π_i in α^+ , we have $st(\alpha, \ell) = st(\alpha_1, \ell)$.

• $type(e_{\iota}) = W$, and $\diamond(winner(\check{m}_{\iota})) = \pi_i$.

Since $\diamond(winner(\check{m}_{\iota})) = \pi_i$, then the test on $\langle 19 \rangle$ in iteration ι must have succeeded. Thus, ι is a write create iteration, and we have $\beta = e_{\iota}$, and $\check{\beta} = \varepsilon$. Also, we have $\iota \neq (i, 0)$. Let $\ell_1 = reg(\check{m}_{\iota})$. We claim that for any $m \in M_k \backslash N_1$, $reg(m) \neq \ell_1$. Suppose for contradiction there exists $m \in M_k \backslash N_1$ such that $reg(m) = \ell_1$. Since $m \in M_k \backslash N_1$ and $N_1 = N \cap M_k$, then $m \notin N$. Thus, since N is a prefix and $\check{m}_{\iota} \in N$, we have $m \not\leq_{\iota} \check{m}_{\iota}$. Then, since $\iota \neq (i, 0)$, we also have $m \not\leq_{\iota^-} \check{m}_{\iota^-}$. Suppose first that $type(m) = \mathbb{R}$. Since $M_k \subseteq M_{\iota}$, m is a write metastep on ℓ_1 , and $m \not\leq_{\iota^-} \check{m}_{\iota^-}$, then in $\langle 23 \rangle$ of iteration ι , we have $m \in R_{\iota}$. But then in $\langle 26 \rangle$ of iteration ι , we set $m \prec_{\iota} \check{m}_{\iota}$, a contradiction. Next, suppose that $type(m) = \mathbb{W}$. Then in $\langle 14 \rangle$ in iteration ι , we have $W_{\iota} \neq \emptyset$, m is a write metastep on ℓ_1 , and $m \not \leq_{\iota^-} \check{m}_{\iota^-}$. So, the test on $\langle 19 \rangle$ of iteration ι fails, which is again a contradiction.

For any $m \in M_k \setminus N_1$, we have shown that $reg(m) \neq \ell_1 = reg(e_\iota)$. Thus, since $\ell \in acc(M_k \setminus N_1)$, we have $st(\alpha^- \circ \beta, \ell) = st(\alpha^- \circ \check{\beta}, \ell)$, and so $st(\alpha, \ell) = st(\alpha_1, \ell)$.

9. Part 9, EXTENSION.

The main idea is to set $\check{\alpha}$ to be a linearization of $N \cap M_k$, then apply part 8 of the lemma. Formally, let $\check{N} = N \cap M_k$, let $\check{\gamma}$ be an execution of $\text{LIN}(\check{N}^{\iota^k}, \preceq_k)$, and let $\check{\alpha}$ be the output of $\check{\gamma}$. Let $<_{\check{\gamma}}$ be the $\check{\gamma}$ order of \check{N} , and for $m \in \check{N}$, let $<_m$ be the $\check{\gamma}$ order of m^{ι^k} .

By Lemma 4.6.9, \check{N} is a prefix of (M_k, \preceq_k) . Thus, there is a total order $<_k$ on M_k , that extends the total order $<_{\check{\gamma}}$ on \check{N} . That is, $<_k$ is a total order on M_k , such that for any $m_1, m_2 \in \check{N}$, we have $m_1 <_k m_2$ if and only if $m_1 <_{\check{\gamma}} m_2$. Choose any such $<_k$, and create the following execution γ_k of $\text{LIN}((M_k)^{\iota^k}, \preceq_k)$. γ_k orders M_k using $<_k$. For any $m \in \check{N}$, γ_k linearizes musing $<_m$. For $m \in M_k \setminus \check{N}$, γ_k linearizes m using any output of $\text{SEQ}(m^{\iota^k})$. Let α_k be the output of γ_k .

By the definition of γ_k , $\check{\alpha}$ is a prefix of α_k . Write $\alpha_k = \check{\alpha} \circ \beta$. Now, by part 8 of the lemma, for all $h \in [k]$, we have $st(\check{\alpha}, \pi_h) = st(\alpha, \pi_h)$, and for all $\ell \in acc(M_k \setminus \check{N})$, we have $st(\check{\alpha}, \ell) = st(\alpha, \ell)$. Also, by part 1 of the inductive hypothesis, we have $\alpha, \check{\alpha}, \alpha_k \in runs(\mathcal{A})$. Thus, by Theorem 4.3.1, we have $\alpha \circ \beta \in runs(\mathcal{A})$.

To show the last part of the lemma, let $m \in M_k \setminus N$. Then, since $\check{\alpha} \circ \beta$ contains the linearization of every metastep in M_k , the linearization of m appears somewhere in $\check{\alpha} \circ \beta$. Since $\check{\alpha}$ contains only linearizations of metasteps in $\check{N} \subseteq N$, then the linearization of m must appear in β . \Box

In the remainder of this chapter, we will refer to different parts of Lemma 4.6.17 using the "dot" notation. For example, we write Lemma 4.6.17.1 for part 1 of Lemma 4.6.17.

Lemma 4.6.17 shows that each iteration of CONSTRUCT satisfies certain safety properties. For example, it shows that a linearization of a prefix from any iteration is a run of \mathcal{A} . However, it does not show that CONSTRUCT eventually terminates. In particular, it does not show, for any $i \in [n]$, that there exists an iteration ι such that $e_{\iota} = \operatorname{rem}_{\pi_i}$, so that the *i*'th call to GENERATE from CONSTRUCT returns. The following lemma shows that each call to GENERATE does return, from which it follows immediately that CONSTRUCT terminates.

Lemma 4.6.19 (Termination Lemma) Let $i \in [n]$. Then there exists $j_i \geq 0$ such that $e_{(i,j_i)} = rem_{\pi_i}$.

Proof. We use induction on *i*. Consider i = 1, and suppose for contradiction that $e_{(1,j)} \neq \operatorname{rem}_{\pi_1}$,

for every $j \ge 0$. Then, since the only process that takes steps in $\alpha_{(1,j)}$ is π_i , \mathcal{A} violates the progress property in Definition 4.3.3, a contradiction. Thus, there exist some j_1 such that $e_{(1,j_1)} = \operatorname{rem}_{\pi_1}$.

Next, assume that the lemma holds up to i - 1; then we show it also holds for i. Suppose for contradiction that $e_{(i,j)} \neq \operatorname{rem}_{\pi_1}$, for every $j \geq 0$. For every $j \geq 0$, let α_j be an output of $\operatorname{LIN}((M_{(i,j)})^{(i,j)}, \preceq_{(i,j)})$. Since $M_{(i,j)}$ is a prefix of $(M_{(i,j)}, \preceq_{(i,j)})$, then by Lemma 4.6.17.1, we have $\alpha_j \in \operatorname{runs}(\mathcal{A})$, for all $j \geq 0$. Since $M_{i-1} \subseteq M_{(i,j)}$ for all $j \geq 0$, then by Lemma 4.6.17.2, we have that $\operatorname{try}_{\pi_k}$, $\operatorname{enter}_{\pi_k}$, $\operatorname{exit}_{\pi_k}$ and $\operatorname{rem}_{\pi_k}$ occur in α , for all $k \in [i-1]$. Thus, for every $j \geq 0$, every process π_k , $k \in [i-1]$, is in its remainder region after α_j , except π_i . But this violates the progress property in Definition 4.3.3, a contradiction. Thus, there exist some j_i such that $e_{(i,j_i)} = \operatorname{rem}_{\pi_i}$. \Box

4.6.5 Main Theorems for Construct

Finally, we show the key property of CONSTRUCT, namely, that in any linearization of (M, \preceq) produced by CONSTRUCT (π) , all processes p_1, p_2, \ldots, p_n enter the critical section, and they enter in the order $p_{\pi_1}, p_{\pi_2}, \ldots, p_{\pi_n}$.

Theorem 4.6.20 (Construction Theorem A) Let α be an output of $\text{Lin}(M_n, \leq_n)$. Then for any $i, j \in [n]$ such that i < j, steps enter_{π_i} and enter_{π_j} occur in α , and enter_{π_i} occurs before enter_{π_j} .

Proof. Suppose for contradiction that there exists i < j such that $\operatorname{enter}_{\pi_j}$ occurs before $\operatorname{enter}_{\pi_i}$ in α . Then the basic idea of the proof is to consider the prefix α_1 of α up to and including the occurrence of $\operatorname{enter}_{\pi_j}$. Since i < j, we can use Lemma 4.6.17.9 to show there exists an extension $\alpha_1 \circ \beta$ of α_1 , such that only processes $p_{\pi_1}, \ldots, p_{\pi_i}$ take steps in β . Furthermore, $\operatorname{enter}_{\pi_i}$ occurs in β . But this means there is a prefix of $\alpha_1 \circ \beta$ in which $\operatorname{enter}_{\pi_i}$ and $\operatorname{enter}_{\pi_j}$ have both occurred, but neither $\operatorname{exit}_{\pi_i}$ nor $\operatorname{exit}_{\pi_j}$ has occurred, contradicting the mutual exclusion property in Definition 4.3.3.

We now present the formal proof. First, note that $\operatorname{enter}_{\pi_i}$ and $\operatorname{enter}_{\pi_j}$ both occur in α , by Lemma 4.6.17.2. To show that $\operatorname{enter}_{\pi_i}$ occurs before $\operatorname{enter}_{\pi_j}$, assume for contradiction otherwise. Let γ be the execution of $\operatorname{LIN}(M_n, \preceq_n)$ that produced α , let $<_{\gamma}$ be the γ order of M, and for each $m \in M$, let $<_m$ be the γ order of m. Let α_1 be the prefix of α up to and including event $\operatorname{enter}_{\pi_j}$. Let $m_j \in M$ be the critical metastep containing $\operatorname{enter}_{\pi_j}$, and let $N = \{\mu \mid (\mu \in M) \land (\mu \leq_{\gamma} m_j)\}$. N is a prefix of (M, \preceq) , since \leq_{γ} is consistent with \preceq_n . Let γ_1 be an execution of $\operatorname{LIN}(N^{\iota^n}, \preceq)$ defined as follows. γ_1 orders N using $<_{\gamma}$, and for each $m \in N$, γ_1 orders m using $<_m$. Then, by construction, α_1 is the output of γ_1 .

Let $\check{N} = N \cap M_i$, and let $\check{\alpha}$ be an output of $\operatorname{LIN}(\check{N}^{\iota^i}, \preceq_i)$. Then by Lemma 4.6.17.9, there exists a run α_i that is an output of $\operatorname{LIN}((M_i)^{\iota^i}, \preceq_i)$, such that $\alpha_i = \check{\alpha} \circ \beta$ and $\alpha_1 \circ \beta \in \operatorname{runs}(\mathcal{A})$. Since $\operatorname{enter}_{\pi_j}$ occurs before $\operatorname{enter}_{\pi_i}$ in α , and since N consists of all the metasteps that are $\leq_{\gamma} m_j$, then for all $m \in N$, m does not contain $\operatorname{enter}_{\pi_i}$. Thus, since $\operatorname{enter}_{\pi_i}$ occurs in α_i by Lemma 4.6.17.2, we have by Lemma 4.6.17.9 that $\operatorname{enter}_{\pi_i}$ occurs in β . Let α_2 be the prefix of $\alpha_1 \circ \beta$ up to and including $\operatorname{enter}_{\pi_i}$. Then $\operatorname{exit}_{\pi_j}$ does not occur in α_2 , since α_1 only contains the events of π_j up through $\operatorname{enter}_{\pi_j}$, and β does not contain any events by π_j . Also, $\operatorname{exit}_{\pi_i}$ does not occur in α_2 , since $\alpha_1 \circ \beta$ is well formed, and so $\operatorname{exit}_{\pi_i}$ can only occur after $\operatorname{enter}_{\pi_i}$ in $\alpha_1 \circ \beta$. Thus, α_2 contains $\operatorname{enter}_{\pi_i}$ and $\operatorname{enter}_{\pi_j}$, but does not contain $\operatorname{exit}_{\pi_i}$ or $\operatorname{exit}_{\pi_j}$. Hence, α_2 violates the mutual exclusion property of \mathcal{A} , a contradiction. Thus, we must have that $\operatorname{enter}_{\pi_i}$ occurs before $\operatorname{enter}_{\pi_j}$ in α , for all i < j.

Finally, since our lower bound deals with the cost of canonical runs, we show that every linearization of (M_n, \leq_n) is canonical.

Theorem 4.6.21 (Construction Theorem B) Let α be the output of an execution of $\text{Lin}((M_n)^{\iota^n}, \preceq_n)$. Then $\alpha \in \mathcal{C}$.

Proof. Let $i \in [n]$ be arbitrary. Then by Lemma 4.6.17.2, try_i , enter_i , exit_i and rem_i each occur once in α . Also, from the discussion at the end of Section 4.3.2, $\delta(\cdot, i)$ is defined so that after p_i performs enter_i , it performs exit_i in its next step. Since i was arbitrary, then α is a canonical execution.

4.7 Additional Properties of Construct

In this section, we prove some additional properties of the CONSTRUCT algorithm. These properties are used in subsequent sections to prove the correctness of the ENCODE and DECODE algorithms. We begin by introducing some notation.

4.7.1 Notation

Definition 4.7.1 (Function G) Let ι be any iteration. Define $G((M_{\iota})^{\iota}) = \sum_{m \in M_{\iota}} |steps(m^{\iota})|$ to be the total number of steps contained in all the metasteps in M_{ι} after iteration ι . Also, let $G = G((M_n)^{\iota^n})$ be the total number of steps contained in all the metasteps in M_n after iteration ι^n .

Let ι be any iteration, and let N be a prefix of $(M_{\iota}, \preceq_{\iota})$. Recall that the function $LIN(N^{\iota}, \preceq_{\iota})$ is nondeterministic, and may return any run that is a linearization of $(N^{\iota}, \preceq_{\iota})$. The following function $\mathcal{L}(\iota, N)$ is the set of all such linearizations.

Definition 4.7.2 (Function \mathcal{L}) Let ι be any iteration, and let N be a prefix of $(M_{\iota}, \preceq_{\iota})$. Define $\mathcal{L}(\iota, N) = \{ \alpha \mid \alpha \text{ is an output of } Lin(N^{\iota}, \preceq_{\iota}) \}.$

Let $\iota = (i, j)$ be any iteration, let $k \in [i]$, and let N be a prefix of $(M_{\iota}, \preceq_{\iota})$. We define $\lambda(\iota, N, k)$ to be the minimum metastep in M_{ι} (with respect to \preceq_{ι}) not contained in N, that contains process p_{π_k} . We define $\lambda(\iota, N)$ to be the set of minimal metasteps in M_{ι} that are not contained in N.

Definition 4.7.3 (Function λ) Let $\iota = (i, j)$ be any iteration, let $k \in [i]$, and let N be a prefix of $(M_{\iota}, \preceq_{\iota})$. Define the following.

- 1. $\lambda(\iota, N, k) = \min_{\prec_{\iota}} \{ \mu \mid (\mu \in M_{\iota} \setminus N) \land (\pi_k \in procs(\mu^{\iota})) \}$. We say $\lambda(\iota, N, k)$ is the next p_{π_k} metastep after (ι, N) .
- 2. $\lambda(\iota, N) = \min_{\prec_{\iota}} (M_{\iota} \setminus N)$. We say $\lambda(\iota, N)$ is the set of minimal metasteps after (ι, N) .

Recall that the set of metasteps containing any process is totally ordered by \leq_{ι} , by Lemma 4.6.8, and so $\lambda(\iota, N, k)$ is either a metastep, or \emptyset .

We define the following. An explanation of the definition follows its formal statement.

Definition 4.7.4 (Next Steps) Let $\iota = (i, j)$ be any iteration, let N be a prefix of $(M_{\iota}, \leq_{\iota})$, and let $\alpha \in \mathcal{L}(\iota, N)$. Let $\ell \in L$ and $v \in V$ be arbitrary. For any $k \in [i]$, let $m_k = \lambda(\iota, N, k)$, $s_k = st(\alpha, \pi_k)$, and $e_k = \delta(\alpha, \pi_k)^{28}$. Also, let $S_{k,\ell,v} = \{s \mid (s \in S) \land (st(s, \pi_k) = st(s_k, \pi_k)) \land (st(s, \ell) = v).$ We define the following.

- 1. We say e_k is the next π_k step after (ι, N) .
- 2. If $type(e_k) = R$, then we say π_k reads ℓ after (ι, N) . If $type(e_k) = W$, then we say π_k writes to ℓ after (ι, N) .
- 3. Suppose that $type(e_k) = R$, $type(m_k) = W$, and $\ell = reg(e_k)$. Also, suppose that $\exists s \in S_{k,\ell,v}$: $\Delta(s, e_k, \pi_k) \neq s$. Then we say that π_k v-reads ℓ after (ι, N) .
- 4. Define readers (ι, N, ℓ, v) to be the set of processes that v-read ℓ after (ι, N) .
- 5. Let $wwriters(\iota, N, \ell)$ to be the set of processes that write to ℓ after (ι, N) .

In the above definition, $\ell \in L, v \in V$ and $k \in [i]$ are arbitrary. e_k is the step that π_k performs after α , where α is a linearization of $(N^{\iota}, \leq_{\iota})$. Depending on whether e_k is a read or write step, we say π_k reads or writes to ℓ after (ℓ, N) . Now, if e_k is a read step, and if m_k , the next π_k metastep after (ι, N) , is a write metastep, and if π_k changes its state after reading value v in ℓ , then we say that π_k v-reads ℓ after (ι, N) . Note that we do not require that $v = val(m_k)^{29}$. We let $readers(\iota, N, \ell, v)$ be the set of processes that v-read ℓ after (ι, N) , and we let wwriters (ι, N, ℓ) be the set of processes that write to ℓ after (ι, N) . Note that the two w's in the name is intentional³⁰.

Let ι be any iteration, and let N be a prefix of $(M_{\iota}, \leq_{\iota})$. In the following definition, $preads(\iota, N, \ell)$ is the set of read metasteps m on ℓ that are contained in N, and such that m is contained in the

²⁸Note that s_k and e_k are well defined, because by Lemma 4.6.17.5, we have $st(\alpha_1, \pi_k) = st(\alpha_2, \pi_k)$, for any $\alpha_1, \alpha_2 \in \mathcal{L}(\iota, N)$. ²⁹However, we show in Lemma 4.7.13 that π_k does $val(m_k)$ -read ℓ after (ι, N) . π_k could also v-read ℓ after (ι, N) ,

for some $v \neq val(m_k)$.

³⁰We use two w's because $wwriters(\iota, N, \ell)$ may contain both the winning and non-winning write steps in some write metastep on ℓ not in N.

preread set of some (write) metastep that is *not* contained in N. We say any such m is unmatched³¹. Formally, we have the following.

Definition 4.7.5 (Unmatched Prereads) Let ι be an any iteration, $\ell \in L$, and let N be a prefix of $(M_{\iota}, \preceq_{\iota})$. We define

 $preads(\iota, N, \ell) = \{\mu_1 \mid (\mu_1 \in N) \land (type(\mu_1) = R) \land (reg(\mu_1) = \ell) \land (\exists \mu_2 : (\mu_2 \notin N) \land (\mu_1 \in preads((\mu_2)^{\iota})))\}.$

For any $m \in preads(\iota, N, \ell)$, we say that m is an unmatched preread metastep on ℓ after (ι, N) .

4.7.2 Properties for the Encoding

In this section, we prove some properties of CONSTRUCT that are used in Section 4.9 to show the efficiency of the encoding algorithm. The key lemma in this section is Lemma 4.7.9, which essentially shows that every step in a linearization of $((M_{\iota})^{\iota}, \leq_{\iota})$ causes some process to change its state.

The following lemma states that any (read) metastep is in the preread set of at most one (write) metastep. This is used later to show that ENCODE does not expend too many bits encoding preread metasteps.

Lemma 4.7.6 (Preread Lemma A) Let ι be any iteration, and let $m_1, m_2 \in M_{\iota}$ be such that $m_1 \in preads((m_2)^{\iota})$. Then for all $\mu \in M_{\iota}$ such that $\mu \neq m_2$, we have $m_1 \notin preads(\mu^{\iota})$.

Proof. We use induction on ι . The lemma holds for $\iota = (1, 0)$. We show that if the lemma holds up to $\iota \ominus 1$, then it also holds for ι . Fix $m_1, m_2 \in M_\iota$, and assume that $m_1 \in preads((m_2)^\iota)$. We show that for all $\mu \in M \setminus \{m_2\} : m_1 \notin preads(\mu^\iota)$. Consider two cases, either $\nexists \mu \in M_{\iota^-} : m_1 \in$ $preads(\mu^{\iota^-})$, or $\exists \mu \in M_{\iota^-} : m_1 \in preads(\mu^{\iota^-})$.

1. Case $\nexists \mu \in M_{\iota^-} : m_1 \in preads(\mu^{\iota^-}).$

By Lemma 4.6.3, or by direct inspection of CONSTRUCT, we can see that only metastep whose pread attribute can change during iteration ι is \check{m}_{ι} . Thus, since $\nexists \mu \in M_{\iota^-} : m_1 \in preads(\mu^{\iota^-})$, we have $\nexists \mu \in M_{\iota} \setminus \{\check{m}_{\iota}\} : m_1 \in preads(\mu^{\iota})$. Then, since $m_1 \in preads((m_2)^{\iota})$, we have $m_2 = \check{m}_{\iota}$. Thus, the lemma holds.

2. Case $\exists \mu \in M_{\iota^-} : m_1 \in preads(\mu^{\iota^-})$.

Let $m_3 \in M_{\iota^-}$ be such that $m_1 \in preads((m_3)^{\iota^-})$. By the inductive hypothesis, we have that $\forall \mu \in M_{\iota^-} \setminus \{m_3\} : m_1 \notin preads(\mu^{\iota^-})$. We now show that $\forall \mu \in M_{\iota} \setminus \{m_3\} : m_1 \notin preads(\mu^{\iota})$. Let $m \in M_{\iota} \setminus \{m_3\}$. If $m \in M_{\iota^-}$, then we see by inspection that the *pread* attribute of *m* does not change during iteration ι , and so $m_1 \notin preads(m^{\iota})$.

³¹The reason that we focus on unmatched read metasteps is that one of the necessary conditions for a write metastep m to be a minimal metastep after (ι, N) is that $m \notin N$, and for every read metastep $\mu \in preads(m^{\iota})$, we have $\mu \in N$. Thus, a necessary condition for m to be minimal is that all its prereads are unmatched. Please see Lemma 4.7.31.

Next, if $m \notin M_{\iota^-}$, then by Lemma 4.6.3, we have $m = \check{m}_{\iota}$, and ι is a create iteration. If \check{m}_{ι} is not a write metastep on ℓ , where $\ell = reg(m_1)$, then we see from Lemma 4.6.3 that $m_1 \notin preads((\check{m}_{\iota})^{\iota})$. So, suppose that \check{m}_{ι} is a write metastep on ℓ , so that ι is a write create iteration.

We claim that $m_3 \preceq_{\iota^-} \check{m}_{\iota^-}$. Indeed, suppose that $m_3 \not\preceq_{\iota^-} \check{m}_{\iota^-}$. Since $m_1 \in preads((m_3)^{\iota^-})$, then we have $reg(m_3) = \ell$, and $type(m_3) = \mathbb{W}$. Thus, in $\langle 15 \rangle$ of iteration ι , we have $m_w \neq \emptyset$, and so ι is a modify iteration, which is a contradiction. Thus, we have $m_3 \preceq_{\iota^-} \check{m}_{\iota^-}$. Now, since $m_1 \in preads((m_3)^{\iota^-})$, we have $m_1 \prec_{\iota^-} m_3$, and so $m_1 \prec_{\iota^-} \check{m}_{\iota^-}$. Thus, from $\langle 23 \rangle$ of ι , we see that $m_1 \notin R_{\iota}$, since for all $\mu \in R_{\iota}$, we have $\mu \not\preceq_{\iota^-} \check{m}_{\iota^-}$. So, by $\langle 24 \rangle$ of ι , we have $m_1 \notin preads((\check{m}_{\iota})^{\iota})$. Thus, we have shown that $\forall \mu \in M_{\iota} \setminus \{m_3\} : m_1 \notin preads(\mu^{\iota})$. Finally, since $m_1 \in preads((m_3)^{\iota^-})$, then $m_1 \in preads((m_3)^{\iota})$. Since we also have $m_1 \in preads((m_2)^{\iota})$, then $m_3 = m_2$, and so the lemma holds.

Lemma 4.7.7 (Cost Lemma A) Let ι be any iteration, and let α be an output of $LIN((M_{\iota})^{\iota}, \preceq_{\iota})$. Then we have $|\alpha| = G((M_{\iota})^{\iota})$.

Proof. This follows by inspection of $LIN((M_{\iota})^{\iota}, \preceq_{\iota})$. Indeed, α consists of exactly the set of steps contained in the metasteps contained in M_{ι} after ι , and so $|\alpha| = G((M_{\iota})^{\iota})$.

The next lemma says that in any linearization of $((M_{\iota})^{\iota}, \leq_{\iota})$, process π_i changes its state after performing its last step e_{ι} . This lemma is used in Lemma 4.7.9 to show that every step in a run α produced by linearizing $((M_n)^{\iota^n}, \leq_n)$ incurs unit cost, in the state change model. This fact in turn is used in Section 4.9 to show that the number of bits used to encode $((M_n)^{\iota^n}, \leq_n)$ is proportional to the cost of α .

Lemma 4.7.8 (State Change Lemma) Let $\iota = (i, j)$ be any iteration, let α be an output of $LIN((M_{\iota})^{\iota}, \preceq_{\iota})$, and write $\alpha = \alpha^{-} \circ e_{\iota} \circ \alpha^{+}$, for some step sequences α^{-} and α^{+} . Then we have $st(\alpha^{-} \circ e_{\iota}, \pi_{i}) \neq st(\alpha^{-}, \pi_{i})$.

Proof. The basic idea is the following. Since processes π_1, \ldots, π_{i-1} do not "see" process π_i , then we have $\alpha^- \circ \alpha^+ \in runs(\mathcal{A})$. At the end of $\alpha^- \circ \alpha^+$, all processes π_1, \ldots, π_{i-1} are in their remainder sections, and π_i is about to perform step e_i . Then, if π_i does not change its state after performing e_i , it will stay in the same state, even after performing an arbitrarily large number of steps, violating the progress property in Definition 4.3.3.

We now present the formal proof. The lemma holds for $\iota = (1,0)$. Indeed, let $e = \operatorname{try}_{\pi_1}$. Then $e = e_{(1,0)} = \alpha$. We must have $st(\varepsilon, \pi_1) \neq st(\alpha, \pi_1)$, because otherwise, we would have $e_{(1,1)} = \delta(\alpha, \pi_1) = \delta(\varepsilon, \pi_1) = \operatorname{try}_{\pi_1}$, which violates the well formedness property in Definition 4.3.3. Suppose for induction that the lemma holds up to iteration $\iota \ominus 1$. Then we show it also holds for ι . Consider the following cases, based on the type of e_{ι} .

1. $type(e_{\iota}) = C$.

If $st(\alpha^{-} \circ e_{\iota}, \pi_i) = st(\alpha^{-}, \pi_i)$, then by the same argument as for iteration (1,0), we have $\delta(\alpha^{-} \circ e_{\iota}, \pi_i) = e_{\iota}$, which is a contradiction.

2. $type(e_{\iota}) = W$.

Suppose for contradiction that $st(\alpha^{-} \circ e_{\iota}, \pi_i) = st(\alpha^{-}, \pi_i)$. By Lemma 4.6.10 and 4.6.17.1, we have $\alpha^{-} \circ \alpha^{+} \in runs(\mathcal{A})$. Also, since $M_{i-1} \subseteq M_{\iota}$, then it follows from 4.6.17.2 that that $\operatorname{rem}_{\pi_k}$ occurs in $\alpha^{-} \circ \alpha^{+}$, for all $k \in [i-1]$.

Since there are no steps by π_i in α^+ , then we have $st(\alpha^-, \pi_i) = st(\alpha^- \circ \alpha^+, \pi_i)$, and so $\delta(\alpha^- \circ \alpha^+, \pi_i) = e_\iota$. Then, we have $\alpha^- \circ \alpha^+ \circ e_\iota \in runs(\mathcal{A})$. Since $st(\alpha^- \circ e_\iota, \pi_i) = st(\alpha^-, \pi_i)$ and e_ι is a write step, then we have $st(\alpha^- \circ \alpha^+ \circ e_\iota, \pi_i) = st(\alpha^- \circ e_\iota, \pi_i) = st(\alpha^-, \pi_i)$, and so $\delta(\alpha^- \circ \alpha^+ \circ e_\iota, \pi_i) = e_\iota$. Thus, we have $\alpha^- \circ \alpha^+ \circ (e_\iota)^2 \in runs(\mathcal{A})^{32}$, $st(\alpha^- \circ \alpha^+ \circ (e_\iota)^2, \pi_i) = st(\alpha^-, e_\iota)$, and $\delta(\alpha^- \circ \alpha^+ \circ (e_\iota)^2, \pi_i) = e_\iota$, etc. From this, we see that π_i stays in the same state in all extensions of $\alpha^- \circ \alpha^+$. All these extensions are fair, since π_1, \ldots, π_{i-1} are in their remainder regions following $\alpha^- \circ \alpha^+$. Thus, this violates the progress property in Definition 4.3.3, a contradiction. So, we must have $st(\alpha^- \circ e_\iota, \pi_i) \neq st(\alpha^-, \pi_i)$.

3. $type(e_{\iota}) = R$.

Consider two cases, either $type(\check{m}_{\iota}) = W$, or $type(\check{m}_{\iota}) = R$. Let $\ell = reg(e_{\iota})$.

If $type(\check{m}_{\iota}) = W$, then let $v = val(\check{m}_{\iota})$. In α , e_{ι} reads the value v in ℓ . Let $s \in S$ be any system state such that $st(s, \pi_i) = st(\alpha_{\iota}, \pi_i)$, and $st(s, \ell) = v$. From (29) of CONSTRUCT, we have that $\Delta(s, e_{\iota}, \pi_i) \neq st(s, \pi_i)$. Let $N \subseteq M_{\iota}$ be the set of metasteps that are linearized before \check{m}_{ι} in α . We can see that $\Phi(\iota^-, N, i) = \Phi(\iota^-, N_{\iota}, i)$. So, since $\alpha_{\iota} \in \mathcal{L}(\iota^-, N_{\iota})$, then by Lemma 4.6.17.5, we have $st(\alpha^-, \pi_i) = st(s, \pi_i)$. Thus, we have $st(\alpha^- \circ e_{\iota}, \pi_i) \neq st(\alpha^-, \pi_i)$.

Next, consider the case when $type(\check{m}_{\iota}) = \mathbb{R}$, and suppose for contradiction that $st(\alpha^{-} \circ e_{\iota}, \pi_{i}) = st(\alpha^{-}, \pi_{i})$. We have $\alpha^{-} \circ \alpha^{+} \in runs(\mathcal{A})$, and $\operatorname{rem}_{\pi_{k}}$ occurs in $\alpha^{-} \circ \alpha^{+}$, for all $k \in [i-1]$. Since there are no steps by π_{i} in α^{+} , we have $st(\alpha^{-}, \pi_{i}) = st(\alpha^{-} \circ \alpha^{+}, \pi_{i})$, and so $\delta(\alpha^{-} \circ \alpha^{+}, \pi_{i}) = e_{\iota}$, and $\alpha^{-} \circ \alpha^{+} \circ e_{\iota} \in runs(\mathcal{A})$.

Since $type(\check{m}_{\iota}) = \mathbb{R}$, then by Lemma 4.6.17.3, we have $W_{\iota} = \emptyset$. Thus, there are no write steps on ℓ in α^+ . Thus, since $st(\alpha^- \circ e_{\iota}, \pi_i) = st(\alpha^-, \pi_i)$, we have $st(\alpha^- \circ \alpha^+ \circ e_{\iota}, \pi_i) = st(\alpha^- \circ e_{\iota}, \pi_i) = st(\alpha^- \circ \alpha^+ \circ e_{\iota}, \pi_i) = st(\alpha^- \circ \alpha^+ \circ e_{\iota}, \pi_i) = st(\alpha^- \circ \alpha^+ \circ e_{\iota}, \pi_i) = e_{\iota}$. Then, we have $\alpha^- \circ \alpha^+ \circ (e_{\iota})^2 \in runs(\mathcal{A})$,

³²For any $r \in \mathbb{N}$, we let $(e_{\iota})^r$ denote $e_{\iota} \circ \ldots \circ e_{\iota}$, where there are r occurrences of e_{ι} .

 $st(\alpha^{-} \circ \alpha^{+} \circ (e_{\iota})^{2}, \pi_{i}) = st(\alpha^{-}, e_{\iota})$, and $\delta(\alpha^{-} \circ \alpha^{+} \circ (e_{\iota})^{2}, \pi_{i}) = e_{\iota}$, etc. Thus, π_{i} stays in the same state in all extensions of $\alpha^{-} \circ \alpha^{+}$. All extensions of $\alpha^{-} \circ \alpha^{+}$ are fair, since $\pi_{1}, \ldots, \pi_{i-1}$ are in their remainder regions following $\alpha^{-} \circ \alpha^{+}$. But this contradicts the progress property in Definition 4.3.3. So, we must have $st(\alpha^{-} \circ e_{\iota}, \pi_{i}) \neq st(\alpha^{-}, \pi_{i})$.

The next lemma says that the state change cost of any execution α is equal to the length of α . It uses Lemma 4.7.8, which showed that every step in α causes some process to change its state.

Lemma 4.7.9 (Cost Lemma B) Let $\iota = (i, j)$ be any iteration, and let α be an output of $\operatorname{Lin}((M_{\iota})^{\iota}, \preceq_{\iota})$. Then we have $C(\alpha) = |\alpha|$.

Proof. We use induction on ι . The lemma holds for $\iota = (1,0)$, by Lemma 4.7.8. Suppose for induction that the lemma holds up to iteration $\iota \ominus 1$. Then we show that it also holds for ι . Write $\alpha = \alpha^{-} \circ e_{\iota} \circ \alpha^{+}$, and let $\check{\alpha} = \alpha^{-} \circ \alpha^{+}$. By Lemma 4.6.10, $\check{\alpha}$ is an output of $\text{LIN}((M_{\iota^{-}})^{\iota^{-}}, \preceq_{\iota^{-}})$, and so by the inductive hypothesis, we have $C(\check{\alpha}) = |\check{\alpha}|$. Also, we have $|\alpha| = |\check{\alpha}| + 1$. By Lemma 4.7.8, we have $st(\alpha^{-} \circ e_{\iota}, \pi_{i}) \neq st(\alpha^{-}, \pi_{i})$. Thus, from Definition 4.3.6, we have $C(\alpha^{-} \circ e_{\iota}) = C(\alpha^{-}) + 1$. By Lemma 4.6.11, we have $\forall k \in [i-1] : st(\alpha^{-}, \pi_{k}) = st(\alpha^{-} \circ e_{\iota}, \pi_{k})$ and $\forall \ell \in acc(\alpha^{+}) : st(\alpha^{-}, \ell) =$ $st(\alpha^{-} \circ e_{\iota}, \ell)$. Also, there are no steps by π_{i} in α^{+} . Thus, we have

$$C(\alpha) = C(\alpha^{-} \circ e_{\iota} \circ \alpha^{+})$$
$$= C(\alpha^{-} \circ \alpha^{+}) + 1$$
$$= C(\check{\alpha}) + 1$$
$$= |\check{\alpha}| + 1$$
$$= |\alpha|.$$

Lemma 4.7.10 (Cost Lemma C) Let α be an output of $\text{Lin}((M_n)^{\iota^n}, \preceq_n)$. Then we have $C(\alpha) = G$.

Proof. We have $G = |\alpha| = C(\alpha)$, where the first equality follows by Lemma 4.7.7, and the second equality follows by Lemma 4.7.9.

4.7.3 Properties for the Decoding

In this section, we prove some properties of CONSTRUCT that are used in Section 4.11 to show the correctness of the DECODE algorithm. At the end of this section, we recap the properties, and describe how they suggest the decoding strategy used by DECODE in Section 4.10. In the exposition in the remainder of this section, let $\iota = (i, j)$ be an arbitrary iteration, let $k \in [i]$, and let N be a prefix of $(M_{\iota}, \leq_{\iota})$. Also, let $\alpha \in \mathcal{L}(\iota, N)$, and let $\check{N} = N \cap M_{\iota^{-}}$.

The following lemma says that unless k = i and $\check{m}_{\iota^-} \in N$, then the next π_k metastep after (ι, N) and after (ι^-, \check{N}) are the same.

Lemma 4.7.11 (λ Lemma A) Let $\iota = (i, j)$ be any iteration, let $k \in [i]$, let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and let $\check{N} = N \cap M_{\iota^{-}}$. Suppose that $k \neq i$, or $\check{m}_{\iota^{-}} \notin N$. Then we have $\lambda(\iota, N, k) = \lambda(\iota^{-}, \check{N}, k)$.

Proof. By assumption, we either have $k \in [i-1]$, or $\check{m}_{\iota^-} \notin N$. Since N is a prefix of $(M_{\iota}, \preceq_{\iota})$ and $\check{m}_{\iota^-} \preceq_{\iota} \check{m}_{\iota}$, we get that either $k \in [i-1]$, or $\check{m}_{\iota} \notin N$. Then, by Lemma 4.6.9, we have $\Phi(\iota, N, k) = \Phi(\iota^-, \check{N}, k)$. From this, and from Lemma 4.6.8, we get that $\lambda(\iota, N, k) = \lambda(\iota^-, \check{N}, k)$. \Box

The next lemma states a type of consistency condition. It says that the next π_k step after (ι, N) equals the step that π_k takes in the next π_k metastep after (ι, N) .

Lemma 4.7.12 (Step Lemma A) Let $\iota = (i, j)$ be any iteration, let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and let $\alpha \in \mathcal{L}(\iota, N)$. Let $k \in [i]$, and let $e = \delta(\alpha, \pi_k)$. Let $m = \lambda(\iota, N, k)$, and let $\epsilon = step(m^{\iota}, \pi_k)$. Then $e = \epsilon$.

Proof. We use induction on ι . The lemma is true for $\iota = (1, 0)$. We show that if it true up to iteration $\iota \ominus 1$, then it is true for ι . Let $\check{N} = N \cap M_{\iota^-}$, let $\check{\alpha} \in \mathcal{L}(\iota^-, \check{N})$, and consider three cases, either $k \neq i$ or $\check{m}_{\iota^-} \notin N$, or k = i and $\check{m}_{\iota^-} \in N$ and $\check{m}_{\iota} \notin N$, or k = i and $\check{m}_{\iota} \in N$.

1. Case $k \neq i$ or $\check{m}_{\iota^-} \notin N$.

Let $m_0 = \lambda(\iota^-, \check{N}, k)$, $e' = \delta(\check{\alpha}, \pi_k)$, and $\epsilon' = step((m_0)^{\iota^-}, \pi_k)$. By Lemma 4.6.9, we have $\Phi(\iota, N, k) = \Phi(\iota^-, \check{N}, k)$, and so by Lemma 4.6.17.5, we have $st(\alpha, \pi_k) = st(\check{\alpha}, \pi_k)$. Thus, we have e = e'. Since $k \neq i$ or $\check{m}_{\iota^-} \notin N$, then by Lemma 4.7.11, we have $m = m_0$. Then, since $m^{\iota} = (m_0)^{\iota} = (m_0)^{\iota^-}$ by Lemma 4.6.3, we have $\epsilon = \epsilon'$. By the inductive hypothesis, we have $e' = \epsilon'$. Thus, we have $e = \epsilon$.

2. Case k = i and $\check{m}_{\iota^-} \in N$ and $\check{m}_{\iota} \notin N$.

By Lemma 4.6.3, we have $e_{\iota} = \delta(\alpha_{\iota}, \pi_i)$. By definition, e_{ι} is the step of π_i contained in $(\check{m}_{\iota})^{\iota}$, and so $e_{\iota} = \epsilon$.

Since $\check{m}_{\iota^{-}} \in N$ and $\check{m}_{\iota} \notin N$, then we have $\Phi(\iota, N, i) = \Phi(\iota^{-}, N_{\iota}, i)$. So, by Lemma 4.6.17.5, we have $st(\alpha, \pi_{i}) = st(\alpha_{\iota}, \pi_{i})$. Thus, we have

$$e = \delta(\alpha, \pi_i) = \delta(\alpha_\iota, \pi_i) = e_\iota = \epsilon.$$

3. Case k = i and $\check{m}_{\iota} \in N$.

Since \check{m}_{ι} is the maximum metastep containing π_i , with respect to \leq_{ι} , by Lemma 4.6.8, then we have $m = \lambda(\iota, N, i) = \emptyset$. Thus, there is nothing to prove.

The following lemma states another consistency condition. It says that if the next π_k metastep after (ι, N) is a write metastep writing value v to a register ℓ , and if the next π_k step after (ι, N) is a read, then π_k v-reads ℓ after (ι, N) .

Lemma 4.7.13 (Step Lemma B) Let $\iota = (i, j)$ be any iteration, let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and let $\alpha \in \mathcal{L}(\iota, N)$. Let $e = \delta(\alpha, \pi_k)$, and let $m = \lambda(\iota, N, k)$. Suppose type $(e) = \mathbb{R}$ and type $(m) = \mathbb{W}$. Let $\ell = reg(m)$, v = val(m), and let $s \in S$ be such that $st(s, \pi_k) = st(\alpha, \pi_k)$ and $st(s, \ell) = v$. Then we have $\Delta(s, e, \pi_k) \neq st(\alpha, \pi_k)$.

Proof. We use induction on ι . The lemma is true for $\iota = (1, 0)$. We show that if it true up to iteration $\iota \ominus 1$, then it is true for ι . Let $\check{N} = N \cap M_{\iota^-}$, let $\check{\alpha} \in \mathcal{L}(\iota^-, \check{N})$, and consider three cases, either $k \neq i$ or $\check{m}_{\iota^-} \notin N$, or k = i and $\check{m}_{\iota^-} \in N$ and $\check{m}_{\iota} \notin N$, or k = i and $\check{m}_{\iota} \in N$.

1. Case $k \neq i$ or $\check{m}_{\iota^-} \notin N$.

Let $m_0 = \lambda(\iota^-, \check{N}, k)$, $\ell' = val(m_0)$, $v' = val(m_0)$, and $e' = \delta(\check{\alpha}, \pi_k)$. By Lemma 4.7.11, we have $m = m_0$, and so $\ell = \ell'$, and v = v'. Let $s' \in S$ be such that $st(s', \pi_k) = st(\check{\alpha}, \pi_k)$ and $st(\ell, \pi_k) = v$. Then by the inductive hypothesis, we have $\Delta(s', e', \pi_k) \neq st(\check{\alpha}, \pi_k)$. We have $\Phi(\iota, N, i) = \Phi(\iota, \check{N}, i)$, and so by Lemma 4.6.17.5, we have $st(\alpha, \pi_i) = st(\check{\alpha}, \pi_i)$. Thus, we have $\Delta(s, e, \pi_k) \neq st(\alpha, \pi_k)$.

2. Case k = i and $\check{m}_{\iota^-} \in N$ and $\check{m}_{\iota} \notin N$.

By Lemma 4.6.3, we have $e_{\iota} = \delta(\alpha_{\iota}, \pi_i)$, and $e_{\iota} = step((\check{m}_{\iota})^{\iota}, \pi_k)$. Since $\check{m}_{\iota^-} \in N$ and $\check{m}_{\iota} \notin N$, we have $m = \lambda(\iota, N, i) = \check{m}_{\iota}$, and so by Lemma 4.7.12, we have $e = e_{\iota}$. Since type(m) = Wand $type(e) = \mathbb{R}$, we have that ι is a read modify iteration, and so $\check{m}_{\iota} \in M_{\iota^-}$. Then, we have $\ell = reg((\check{m}_{\iota})^{\iota}) = reg((\check{m}_{\iota})^{\iota^-})$, and $v = val((\check{m}_{\iota})^{\iota}) = val((\check{m}_{\iota})^{\iota^-})$. From (30) of iteration ι , we see that \check{m}_{ι} was chosen so that

$$\exists s : (s \in S) \land (st(s, \pi_k) = st(\alpha_\iota, \pi_k)) \land (st(s, \ell) = v) \land (\Delta(s, e_\iota, \pi_k) \neq st(s, \pi_k)).$$

We have $\Phi(\iota, N, i) = \Phi(\iota^-, N_\iota, i)$, and so $st(\alpha, \pi_i) = st(\alpha_\iota, \pi_i)$, by Lemma 4.6.17.5. Thus, since $e = e_\iota$, we have $\Delta(s, e, \pi_k) \neq st(\alpha, \pi_k)$.

3. Case k = i and $\check{m}_{\iota} \in N$.

We have $m = \lambda(\iota, N, i) = \emptyset$, and so there is nothing to prove.

The next lemma says that, roughly speaking, if the next steps after a prefix for two processes access the same register, then the next metasteps for the processes after the prefix is the same. More precisely, let $h \in [i]$. Let m_k and m_h be the next π_k and π_h metastep after (ι, N) , respectively (assume that both m_k and m_h exist). Suppose that both m_h and m_k are write metasteps, and that m_k writes a value v to a register ℓ . Also, suppose that next π_k step after (ι, N) is a write step. Then, the lemma says that if π_h either writes to ℓ , or v-reads ℓ after (ι, N) , then we have $m_h = m_k$. Also, in both cases, we have $\pi_h \in procs((m_k)^{\iota})$.

Lemma 4.7.14 (λ Lemma B) Let $\iota = (i, j)$ be any iteration, let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and let $\alpha \in \mathcal{L}(\iota, N)$. Let $k \in [i]$, $m_k = \lambda(\iota, N, k)$, $\ell = reg(m_k)$, $v = val(m_k)$, and $e_k = \delta(\alpha, \pi_k)$. Let $h \in [i]$, $m_h = \lambda(\iota, N, h)$, and $e_h = \delta(\alpha, \pi_h)$. Suppose that the following hold.

- 1. $m_k, m_h \neq \emptyset$.
- 2. $type(e_k) = type(m_k) = W$
- 3. $reg(m_h) = \ell$.

Then we have the following.

- 1. If $type(e_h) = W$, then $m_h = m_k$, and $\pi_h \in writers((m_k)^{\iota}) \cup winner((m_k)^{\iota})$.
- 2. If $type(e_h) = \mathbb{R}$ and $type(m_h) = \mathbb{W}$, then let $s \in S$ be such that $st(s, \pi_h) = st(\alpha, \pi_h)$ and $st(s, \ell) = v$. If $\Delta(s, e_h, \pi_h) \neq st(\alpha, \pi_h)$, then $m_h = m_k$, and $\pi_h \in readers((m_k)^{\ell})$.

Proof. The proof is by induction on ι . The main idea is the following. Let $\tilde{N} = N \cap M_{\iota^-}$, and let $m'_h = \lambda(\iota^-, \tilde{N}, h)$ and $m'_k = \lambda(\iota^-, \tilde{N}, k)$ be the next π_h and π_k metasteps after (ι^-, \tilde{N}) , respectively. We can show using Lemma 4.7.11 that either $m'_h = m_h$, or h = i and $\check{m}_{\iota^-} \in N$ and $\check{m}_{\iota} \notin N$. Similarly, we can show that either $m'_k = m_k$, or k = i and $\check{m}_{\iota^-} \in N$ and $\check{m}_{\iota} \notin N$.

If we have $m'_h = m_h$ and $m'_k = m_k$, then we can prove the lemma using the inductive hypothesis. This is case 1*a* in the formal proof below. Case 1*b* considers when $m'_h = m_h$ and $m'_k \neq m_k$. Here, as stated earlier, we have k = i, and so $m_k = \check{m}_i$. If e_h is a write step, then we will switch the names of *k* and *h*, to get $m'_k = m_k$, h = i and $m'_h \neq m_h$. We describe how to deal with this case in the following paragraph. If instead, e_h is a read step, then we show that there exists a $g \neq k = i$ such that π_g is the winner of \check{m}_i . We will create a prefix N_2 of (M_i, \preceq_i) such that \check{m}_i is the next π_g metastep after (i, N_2) . In addition, m_h is the next π_h metastep after (i, N_2) . Now, since g, h < i, we can apply case 1*a* of the lemma to conclude that $m_k = m_h$.

Finally, we describe the case when $m'_k = m_k$, h = i and $m'_h \neq m_h$. This is case 2 in the formal proof. We show in Claim 4.7.20 that m_k is the minumum write metastep on ℓ not in N. Since h = i

136

and $m'_h \neq m_h$, we have $m_h = \check{m}_\iota$. Now, if e_h is a write step, we show in Claim 4.7.21 that e_h is added to the write steps of m_k in iteration ι . Basically, the reason for this is that, since m_k is the minimum write metastep on ℓ not in N, and since $\check{m}_{\iota^-} \in N$ and $\check{m}_{\iota} \notin N$, then m_k is in fact the minimum write metastep on ℓ not in N_ι . Then, it follows from $\langle 15 \rangle$ of CONSTRUCT that e_h is added to the writes of m_k . Thus, we have $m_h = \check{m}_\iota = m_k$, and $\pi_h \in writers((m_k)^\iota) \cup winner((m_k)^\iota)$. If e_h is a read step, and π_h changes its state after reading the value of m_k , then using similar reasoning as above, we show in Claim 4.7.22 that e_h is added to the read steps of m_k . So again, we have $m_h = \check{m}_\iota = m_k$, and $\pi_h \in readers((m_k)^\iota)$.

We now present the formal proof. We use induction on ι . The lemma is true for $\iota = (1,0)$. We show that if the lemma true up to iteration $\iota \ominus 1$, then it is also true for ι . Let $\check{N} = N \cap M_{\iota^-}$, and let $\check{\alpha} \in \mathcal{L}(\iota^-, \check{N})$. It suffices to assume that $k \neq h$. Also, we claim that it suffices to consider two cases, either $(h \neq i) \lor (\check{m}_{\iota^-} \notin N)$, or $(h = i) \land (\check{m}_{\iota^-} \in N) \land (\check{m}_{\iota} \notin N)$. In particular, we do not need to consider the case $(h = i) \land (\check{m}_{\iota^-} \in N) \land (\check{m}_{\iota} \in N)$, because here, we have $m_h = \lambda(\iota, N, h) = \emptyset$, since by Lemma 4.6.8, \check{m}_{ι} is the maximum (with respect to \preceq) metastep containing $\pi_h = \pi_i$.

1. Case $h \neq i$ or $\check{m}_{\iota^-} \notin N$.

Let $m'_k = \lambda(\iota^-, \check{N}, k)$, and $m'_h = \lambda(\iota^-, \check{N}, h)$. Since $(h \neq i) \lor (\check{m}_{\iota^-} \notin N)$, we have $m_h = m'_h$, by Lemma 4.7.11. By Lemma 4.6.9, we have $\Phi(\iota, N, h) = \Phi(\iota^-, \check{N}, h)$, and so by Lemma 4.6.17.5, we have $st(\check{\alpha}, \pi_h) = st(\alpha, \pi_h)$, and $e'_h = \delta(\check{\alpha}, \pi_h) = \delta(\alpha, \pi_h) = e_h$. Consider the two following cases.

(a) Case $k \neq i$ or $\check{m}_{\iota^-} \notin N$.

In this case, we have $m_k = m'_k$, by Lemma 4.7.11. Consider the following cases.

Suppose first that $type(e_h) = W$. Then $type(e'_h) = W$, and so by the inductive hypothesis, we have $m'_h = m'_k$, and $\pi_h \in writers((m'_k)^{\iota^-}) \cup winner((m'_k)^{\iota^-})$. Thus, we have $m_h = m'_h = m'_k = m_k$, and $\pi_h \in writers((m_k)^{\iota}) \cup winner((m_k)^{\iota})$.

Suppose next that $type(e_h) = \mathbb{R}$, $type(m_h) = \mathbb{W}$, and $\Delta(s, e_h, \pi_h) \neq st(\alpha, \pi_h)$. Let $s' \in S$ be such that $st(s', \pi_h) = st(\check{\alpha}, \pi_h)$, and $st(s', \ell) = v$. Then we have $type(e'_h) = \mathbb{R}$, $type(m'_h) = \mathbb{W}$, and $\Delta(s', e'_h, \pi_h) \neq st(\check{\alpha}, \pi_h)$, and so by the inductive hypothesis we have $m'_h = m'_k$, and $\pi_h \in readers((m'_k)^{\iota^-})$. Thus, we have $m_h = m'_h = m'_k = m_k$, and $\pi_h \in readers((m_k)^{\iota})$.

(b) Case k = i, $\check{m}_{\iota^-} \in N$ and $\check{m}_{\iota} \notin N$.

In this case, we have $m_k = \check{m}_{\iota}$. Also, since \check{m}_{ι} is a write metastep, then $\iota \neq (i, 0)$. Consider the following.

Suppose first that $type(e_h) = W$. Then we have k = i and h < i. We will switch the names of k and h, so that h = i and k < i. This then becomes case 2 of the proof, which is presented later.

Next, suppose that $type(e_h) = \mathbb{R}$. We have already shown that the lemma holds in case 1a, after iteration ι . Our goal is to apply this fact to show that the lemma also holds after iteration ι in case 1b, and when $type(e_h) = \mathbb{R}$. We have the following.

Claim 4.7.15 $m_h \not\leq_{\iota^-} \check{m}_{\iota^-}$.

Proof. Suppose instead that $m_h \leq_{\iota^-} \check{m}_{\iota^-}$. Then $m_h \leq_{\iota} \check{m}_{\iota^-}$, by Lemma 4.6.4. Since $\lambda(\iota, N, k) = \check{m}_{\iota}$ and $\iota \neq (i, 0)$, we have $\check{m}_{\iota^-} \in N$. Thus, since N is a prefix of $(M_{\iota}, \leq_{\iota})$, we have $m_h \in N$, which is a contradiction.

Claim 4.7.16 ι is a write modify iteration.

Proof. Since m_h is a write metastep on ℓ , and $m_h \not\preceq_{\iota^-} \check{m}_{\iota^-}$ by Claim 4.7.15, we have $m_h \in W_\iota$, and so $W_\iota \neq \emptyset$. Then, from $\langle 15 \rangle$ of iteration ι , we see that $m_w \neq \emptyset$. So, the test on $\langle 16 \rangle$ of ι succeeds, and ι is a write modify iteration.

Claim 4.7.17 $m_h \not\preceq_{\iota} \check{m}_{\iota}$.

Proof. From $\langle 15 \rangle$ of iteration ι , we have $\check{m}_{\iota} = \min_{\preceq_{\iota^{-}}} W_{\iota}$. Then, it follows from Lemma 4.6.3 that $\check{m}_{\iota} = \min_{\preceq_{\iota}} W_{\iota}$. By Claim 4.7.15, we have $m_h \not\preceq_{\iota^{-}} \check{m}_{\iota^{-}}$, and so since m_h is a write metastep on ℓ , we have $m_h \in W_{\iota}$. Thus, since $\check{m}_{\iota} = \min_{\preceq_{\iota}} W_{\iota}$, we have $m_h \not\preceq_{\iota} \check{m}_{\iota}$.

Finally, we show that $\check{m}_{\iota} = m_h$, and $m_h \in readers((\check{m}_{\iota})^{\iota})$. Let $\pi_g = \diamond(winner(\check{m}_{\iota}))$. Then g < k = i, since ι is a write modify iteration by Claim 4.7.16. Now, let

$$N_1 = \{ \mu \mid (\mu \in M_\iota) \land (\mu \prec_\iota \check{m}_\iota) \}, \qquad N_2 = N_1 \cup N.$$

 N_1 is a prefix of $(M_{\iota}, \leq_{\iota})$, and N_2 is also a prefix of $(M_{\iota}, \leq_{\iota})$, since the union of two prefixes is a prefix. We have $\check{m}_{\iota} \notin N$ and $\check{m}_{\iota} \notin N_1$, and so $\check{m}_{\iota} \notin N_2$. Thus, since the set of π_g metasteps is totally ordered by \leq_{ι} , by Lemma 4.6.8, and since N_1 contains all the metasteps in $\mu \in M_{\iota}$ that $\mu \prec_{\iota} \check{m}_{\iota}$, we have $\check{m}_{\iota} = \lambda(\iota, N_2, g)$. Let $\alpha_2 \in \mathcal{L}(\iota, N_2)$, and let $e_g = \delta(\alpha_2, \pi_g)$. Then since $\pi_g = \diamond(winner(\check{m}_{\iota}))$, we have $type(e_g) = \mathbb{W}$.

Next, we have $m_h \notin N$, and $m_h \not\leq_{\iota} \check{m}_{\iota}$ by Claim 4.7.17, and so $m_h \notin N_2$. Thus, since $m_h = \lambda(\iota, N, h)$ and $N \subseteq N_2$, we have $m_h = \lambda(\iota, N_2, h)$. Then, we have $\Phi(\iota, N, h) = \Phi(\iota, N_2, h)$, and so by Lemma 4.6.17.5, we have $st(\alpha_2, \pi_h) = st(\alpha, \pi_h)$. Let $e''_h = \delta(\alpha_2, \pi_h)$. Then, we have $e''_h = e_h$. Let $s_2 \in S$ be such that $st(s_2, \pi_h) = st(\alpha_2, \pi_h)$ and $st(s_2, \ell) = v$. Together with the earlier statements and assumptions, we get the following.

$$g, h < i, \quad \check{m}_{\iota} = \lambda(\iota, N_2, g), \quad m_h = \lambda(\iota, N_2, h), \quad \ell = reg(\check{m}_{\iota}), \ v = val(\check{m}_{\iota}),$$

$$\begin{split} type(\check{m}_{\iota}) &= type(e_g) = \mathtt{W}, \qquad type(m_h) = \mathtt{W}, \ type(e''_h) = \mathtt{R}, \\ \Delta(s_2, e''_h, \pi_h) &\neq st(\alpha_2, \pi_h). \end{split}$$

Now, since we have already proved case 1a of the lemma for iteration ι , then we see that by setting "k" in the assumptions of the lemma to "g", we get that $m_h = \check{m}_\iota = m_k$, and $\pi_h \in readers((\check{m}_\iota)^\iota)$. Thus, the lemma is proved.

2. Case h = i, $\check{m}_{\iota^-} \in N$ and $\check{m}_{\iota} \notin N$.

In this case, we have k < i, and

$$m_h = \lambda(\iota, N, i) = \check{m}_\iota. \tag{4.9}$$

Since \check{m}_{ι} is a write metastep, then $\iota \neq (i, 0)$. Let

$$W = \{ \mu \mid (\mu \in M_{\iota^-} \setminus N) \land (type(\mu) = \mathsf{W}) \land (reg(\mu) = \ell) \}.$$

We have $m_k \in W$, and so $W \neq \emptyset$. By Lemma 4.6.17.6, all metasteps in W are totally ordered. Let $m_1 = \min_{\preceq_{\iota}} W$.

We denote the two cases in the conclusions of the lemma as follows. Let (C1) denote the event that $type(e_h) = W$, and let (C2) denote the event that $type(e_h) = \mathbb{R}$ and $type(m_h) = W$ and $\Delta(s, e_h, \pi_h) \neq st(\alpha, \pi_h)$. We have the following.

Claim 4.7.18 $m_k \not\preceq_{\iota^-} \check{m}_{\iota^-}$.

Proof. Suppose instead that $m_k \preceq_{\iota^-} \check{m}_{\iota^-}$. Since $m_k = \lambda(\iota, N, k)$, we have $m_k \notin N$. But since $\check{m}_{\iota^-} \in N$ and N is a prefix, we also have $m_k \in N$, a contradiction. Thus, $m_k \not\preceq_{\iota^-} \check{m}_{\iota^-}$.

Claim 4.7.19 Suppose (C1) or (C2) hold. Then ι is a modify iteration.

Proof. Suppose first that (C1) holds. Then since $m_k \not \leq_{\iota^-} \check{m}_{\iota^-}$ by Claim 4.7.18, and m_k is a write metastep on ℓ , we have $W_{\iota} \neq \emptyset$. Then, from $\langle 15 \rangle$ of iteration ι , we have $m_w \neq \emptyset$, and so ι is a write modify iteration. If (C2) holds, then since $m_k \not \leq_{\iota^-} \check{m}_{\iota^-}$, m_k is a write metastep on ℓ , and $\Delta(s, e_h, \pi_h) \neq st(\alpha, \pi_h)$, we have $W_{\iota}^s \neq \emptyset$. Then in $\langle 30 \rangle$ of ι , we have $m_{ws} \neq \emptyset$, and ι is a read modify iteration.

Claim 4.7.20 Suppose (C1) or (C2) hold. Then $m_k = m_1$.

Proof. Let $\pi_g = \diamond(winner((m_1)^{\iota}))$. Since m_1 is a write metastep, then π_g exists.

$$N_1 = \{ \mu \, | \, (\mu \in M_\iota) \land (\mu \prec_\iota m_1) \}, \qquad N_2 = N_1 \cup N.$$

Then N_1 and N_2 are both prefixes of $(M_{\iota}, \preceq_{\iota})$. We have $m_1 = \lambda(\iota, N_2, g)$. Let $\alpha_2 \in \mathcal{L}(\iota, N_2)$, let $e_g = \delta(\alpha_2, \pi_g)$, and let $\epsilon_g = step((m_1)^{\iota}, \pi_g)$. Since $\pi_g = \diamond(winner((m_1)^{\iota}))$, then $type(\epsilon_g) = \mathbb{W}$. Also, we have $\epsilon_g = e_g$, by Lemma 4.7.12. Thus, we have $type(e_g) = \mathbb{W}$.

To show $m_k = m_1$, we first claim that $g \neq i$. Indeed, if g = i, then $\pi_i = \diamond(winner((m_1)^{\iota}))$, and so from $\langle 20 \rangle$ of ι , we have that ι is a write create iteration, contradicting Claim 4.7.19. Next, we claim that $m_k = \lambda(\iota, N_2, k)$. This follows because m_k is a write metastep not in N, and so $m_k \not\prec_{\iota} m_1 = \min_{\preceq_{\iota}} W$. Let $e''_k = \delta(\alpha_2, \pi_k)$. We have $\Phi(\iota, N, k) = \Phi(\iota, N_2, k)$, and so $e''_k = e_k$ using 4.6.17.5.

Now, we have $g, k \neq i$, $e_g = \delta(\alpha_2, \pi_g)$, $e''_k = \delta(\alpha_2, \pi_k)$, $type(e_g) = type(e''_k) = \mathbb{W}$, and $m_1 = \lambda(\iota, N_2, g)$ and $m_k = \lambda(\iota, N_2, k)$. Then, from the case 1*a* in the proof of the lemma, we have $m_1 = m_k$.

Claim 4.7.21 Suppose (C1) holds. Then $m_h = m_k$, and $\pi_h \in writers((m_k)^{\iota}) \cup winner((m_k)^{\iota})$.

Proof. Since (C1) holds, then from (15) of iteration ι , we get that

$$\check{m}_{\iota} = \min_{\preceq_{\iota^{-}}} W_{\iota} = \min_{\preceq_{\iota}} W_{\iota}$$

The second equality follows because ι is a modify iteration, by Claim 4.7.19. We have $m_k \in W_{\iota}$, since m_k is a write metastep on ℓ , and $m_k \not\preceq_{\iota^-} \check{m}_{\iota^-}$ by Claim 4.7.18. Thus, we have $\check{m}_{\iota} \preceq_{\iota} m_k$. Also, since $\check{m}_{\iota} \notin N$, and since \check{m}_{ι} is a write metastep on ℓ , we have $\check{m}_{\iota} \in W$. So, $\min_{\preceq_{\iota}} W = m_1 \preceq_{\iota} \check{m}_{\iota}$. Then, since $m_1 = m_k$ by Claim 4.7.20, and since $m_h = \check{m}_{\iota}$, we have $m_h = \check{m}_{\iota} = m_k$. Finally, we have $\pi_h \in writers((\check{m}_{\iota})^{\iota}) \cup winner((\check{m}_{\iota})^{\iota}) = writers((m_k)^{\iota}) \cup winner((m_k)^{\iota})$, where the inclusion follows from $\langle 17 \rangle$ of iteration ι .

Claim 4.7.22 Suppose (C2) holds. Then $m_h = m_k$, and $\pi_h \in readers((m_k)^{\iota})$.

Proof. Since $\check{m}_{\iota^-} \in N$ and $\check{m}_{\iota} \notin N$, then we have $\Phi(\iota^-, N_{\iota}, h) = \Phi(\iota, N, h)$. Thus, it follows from Lemma 4.6.17.5 that

$$\forall \mu \in M_{\iota^{-}} : \mathrm{SC}(\alpha_{\iota}, \mu, \pi_{h}) \Leftrightarrow \mathrm{SC}(\alpha, \mu, \pi_{h})$$

$$(4.10)$$

Here, the function SC (state change) is defined as in (60) of CONSTRUCT. Since (C2) holds,

then from $\langle 30 \rangle$ of iteration ι and from Equation 4.10, we get that

$$\check{m}_{\iota} = \min_{\preceq_{\iota^{-}}} W^s_{\iota} = \min_{\preceq_{\iota}} W^s_{\iota}.$$

The second equality follows because by Claim 4.7.19, ι is a modify iteration. Since $m_k \not\leq_{\iota^-} \check{m}_{\iota^-}$ by Claim 4.7.18, and since $\Delta(s, e_h, \pi_h) \neq st(\alpha, \pi_h)$ by (C2), then $m_k \in W_{\iota}^s$. Thus, we have $\check{m}_{\iota} \preceq_{\iota} m_k$. Also, since $\check{m}_{\iota} \notin N$, then $\check{m}_{\iota} \in W$. So, since $m_k = m_1 = \min_{\preceq_{\iota}} W$ by Claim 4.7.20, we have $m_k \preceq_{\iota} \check{m}_{\iota}$. Thus, we have $m_k = \check{m}_{\iota} = m_h$. Finally, we have $\pi_h \in readers((\check{m}_{\iota})^{\iota}) = readers((m_k)^{\iota})$, where the inclusion follows from $\langle 32 \rangle$ of iteration ι .

Combining Claims 4.7.21 and 4.7.22, the lemma is proved.

Let e_k and m_k be the next π_k step and metastep after (ι, N) , and suppose that e_k and m_k are both writes to a register ℓ . Let $h \in [i]$, and suppose m_h is a read metastep containing π_h . The next lemma says that if m_h is an unmatched preread metastep on ℓ after (ι, N) , that is, if $m_h \in N$ and m_h is contained in the preread set of some $m \notin N$, then m_h is contained in the preread set of $(m_k)^{\iota}$. Thus, the lemma basically says that we can find the write metastep to which an unmatched preread metastep is associated, by matching the registers of the write and preread metasteps.

Lemma 4.7.23 (Preread Lemma B) Let $\iota = (i, j)$ be any iteration, let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and let $\alpha \in \mathcal{L}(\iota, N)$. Let $k, h \in [i]$, $m_k = \lambda(\iota, N, k)$, $\ell = reg(m_k)$, and $e_k = \delta(\alpha, \pi_k)$. Suppose the following hold.

- 1. $m_k \neq \emptyset$.
- 2. $type(e_k) = type(m_k) = W$.
- 3. $m_h \in N, \ \pi_h \in procs((m_h)^{\iota}), \ type(m_h) = \mathbb{R}, \ and \ reg(m_h) = \ell.$
- 4. There exists $m \notin N$ such that $m_h \in preads(m^{\iota})$.

Then we have $m = m_k$.

Proof. The main idea is the following. If $m_k \neq \check{m}_{\iota}$ (case 1 of the formal proof), then we can show using Lemma 4.7.12 that $m_k = \lambda(\iota^-, \check{N}, k)$. We then prove a series of claims to show that the assumptions of the inductive hypothesis for iteration ι^- are satisfied, for a particular instantiation of the parameters of the lemma, and then prove the lemma using the inductive hypothesis.

If $m_k = \check{m}_{\iota}$, then consider two cases. If ι is a write create iteration (case 2*a* of the formal proof), then m_k is the only write metastep on ℓ not in *N*, and so it follows that $m = m_k$. Otherwise, if ι is a modify iteration (case 2b of the formal proof), then if $k \neq i$, we can again prove the lemma using the inductive hypothesis. If k = i, then since ι is a modify iteration, there exist a g < k such that π_g is the winner of \check{m}_{ι} . We show that there exist a prefix $N_2 \supseteq N$ of $(M_{\iota}, \preceq_{\iota})$, such that $m_h \in N_2$, $m \notin N_2^{33}$, and \check{m}_{ι} , a write metastep on ℓ , is the next π_g metastep after (ι, N_2) . Finally, we apply the inductive hypothesis, to conclude that $m = \check{m}_{\iota} = m_k$.

We now present the formal proof. We use induction on ι . The lemma is true for $\iota = (1,0)$. We show that if it is true up to $\iota \ominus 1$, then it is true for ι . Let $\check{N} = N \cap M_{\iota^-}$, and let $\check{\alpha} \in \mathcal{L}(\iota^-, \check{N})$. First, note that by Lemma 4.7.6, there is exactly one $m \notin N$ such that $m_h \in preads(m^{\iota})$.

Claim 4.7.24 $m_h \in N$.

Proof. Suppose $m_h \notin \check{N}$. Then we must have $m_h = \check{m}_\iota$. But from Lemma 4.6.3, we see that for any $\mu \in M_\iota$, we have $\check{m}_\iota \notin preads(\mu^\iota)$, contradicting assumption 5 of the lemma. Thus, we have $m_h \in \check{N}$.

Now, consider two cases, either $m_k \neq \check{m}_\iota$, or $m_k = \check{m}_\iota$.

1. Case $m_k \neq \check{m}_\iota$.

In this case, we prove the lemma by applying the inductive hypothesis for iteration ι^- . We prove a series of claims, in order to show that the assumptions of the lemma for iteration ι^- are satisfied.

Claim 4.7.25 $m_k = \lambda(\iota^-, \check{N}, k).$

Proof. Since $m_k \neq \check{m}_{\iota}$, then either $k \neq i$, or $\check{m}_{\iota^-} \notin N$. Thus, the claim follows by Lemma 4.7.11,

Claim 4.7.26 Let $e'_k = \delta(\check{\alpha}, \pi_k)$. Then $e'_k = e_k$.

Proof. Since $m_k \neq \check{m}_\iota$ by assumption, then by Lemma 4.6.9, we have $\Phi(\iota, N, k) = \Phi(\iota^-, \check{N}, k)$. Then, we have $st(\check{\alpha}, \pi_k) = st(\alpha, \pi_k)$ by Lemma 4.6.17.5, and so the lemma follows. \Box

Claim 4.7.27 ι is not a write create iteration.

Proof. Notice first that $m_k \not\preceq_{\iota^-} \check{m}_{\iota^-}$. Indeed, if $m_k \preceq_{\iota^-} \check{m}_{\iota^-}$, then since $\check{m}_{\iota^-} \in N$ and N is a prefix, we have $m_k \in N$, a contradiction. Also, by assumption 2 of the lemma, m_k is a write metastep on ℓ . Thus, we have $W_{\iota} \neq \emptyset$, and so ι is not a write create iteration. \Box

Claim 4.7.28 $m_h \in preads(m^{\iota^-})$.

³³Note that by Lemma 4.7.6, there is a unique $m \notin N$ such that $m_h \in preads(m^{\iota})$.

Proof. We will show that $m \in M_{\iota^-}$. Indeed, if $m \notin M_{\iota^-}$, and from Lemma 4.6.3, we must have $m = \check{m}_{\iota}$, and ι is a write create iteration, contradicting Claim 4.7.27. Since $m \in M_{\iota^-}$, then from Lemma 4.6.3, we see that $preads(m^{\iota^-}) = preads(m^{\iota})$. Thus, since $m_h \in preads(m^{\iota})$, we have $m_h \in preads(m^{\iota^-})$.

Since $m \notin N$, then $m \notin \check{N} \subseteq N$. Now, from Claim 4.7.24, we have $m_h \in \check{N}$. From Claim 4.7.28, we have $m_h \in preads(m^{\iota^-})$, where $m \notin \check{N}$. By Claim 4.7.25, we have $m_k = \lambda(\iota^-, \check{N}, k)$, and m_k is a write metastep on ℓ . Lastly, by Claim 4.7.25, we have that $e'_k = e_k$ is a write step on ℓ . Thus, all the assumptions of the lemma hold, if we instantiate " ι " and "N" in the assumptions by ι^- and \check{N} , respectively. Then, by the inductive hypothesis, we conclude that $m = m_k$, and so the lemma holds for ι .

2. Case $m_k = \check{m}_\iota$.

Since \check{m}_{ι} is a write metastep, then $\iota \neq (i, 0)$. We consider two subcases, either ι is a create iteration, or ι is a modify iteration. Notice that since $type(e_k) = W$, then ι is either a write create or write modify iteration.

(a) ι is a write create iteration.

Since ι is a write create iteration, then from $\langle 14 \rangle$ of ι , we see that $W_{\iota} = \emptyset$. From this, it follows that

$$\{\mu \,|\, (\mu \in M_{\iota^-} \backslash N) \land (type(\mu) = \mathtt{W}) \land (reg(\mu) = \ell)\} = \emptyset.$$

Thus, since $m_h \in preads(m^{\iota})$, and $m \notin N$ is a write metastep on ℓ , we must have $m = \check{m}_{\iota} = m_k$, and so the lemma holds for ι .

(b) ι is a write modify iteration.

We have two cases, either $k \neq i$, or k = i. If $k \neq i$, then by Lemma 4.7.11, we have $m_k = \lambda(\iota^-, \check{N}, k)$. Since ι is a write modify iteration, we can argue as in the proof of 4.7.28 that $m_h \in preads(m^{\iota^-})$. Also, we can show $e'_k = e_k$, where e'_k is defined as in Claim 4.7.26. Thus, we can apply the inductive hypothesis to conclude that $m = m_k$, and so the lemma holds for ι .

If k = i, then we have the following.

Claim 4.7.29
$$\check{m}_{\iota} \preceq_{\iota} m$$

Proof. From $\langle 15 \rangle$ of iteration ι , we have $\check{m}_{\iota} = \min_{\preceq_{\iota^{-}}} W_{\iota}$. Since $\iota \neq (i, 0)$ and $\check{m}_{\iota} = \lambda(\iota, N, k)$, then $\check{m}_{\iota^{-}} \in N$. Thus, since $m \notin N$, then we have $m \not\preceq_{\iota^{-}} \check{m}_{\iota^{-}}$, and so $m \in W_{\iota}$. Since m_k and m are both write metasteps on ℓ , then they are ordered by \preceq_{ι} , by Lemma 4.6.17.6. Thus, we have $\check{m}_{\iota} \preceq_{\iota} m$. Claim 4.7.30 $m \preceq_{\iota} \check{m}_{\iota}$.

Proof. Suppose for contradiction that $\check{m}_{\iota} \prec_{\iota} m$. Let $\pi_g = \diamond(winner(\check{m}_{\iota}))$, and let

$$N_1 = \{ \mu \, | \, (\mu \in M_{\iota^-}) \land (\mu \prec_{\iota^-} \check{m}_{\iota}) \}, \qquad N_2 = N_1 \cup N.$$

 N_1 is a prefix, and N_2 is a prefix because the union of two prefixes is a prefix. Let $\alpha_2 \in \mathcal{L}(\iota^-, N_2)$, and let $m_g = \lambda(\iota^-, N_2, g)$. Then we have the following.

- Since $\check{m}_{\iota} \notin N$, and since N_1 contains all metasteps in $\mu \in M_{\iota^-}$ such that $\mu \in \prec_{\iota^-} \check{m}_{\iota}$, then we have $m_g = \check{m}_{\iota}$, and so $type(m_g) = \mathbb{W}$.
- Let $e_g = \delta(\alpha_2, \pi_g)$. Then since $\pi_g = \diamond(winner(\check{m}_\iota))$, we have $type(e_g) = \emptyset$.
- We have $m_h \in N_2$, since $m_h \in N$.
- We have $m \notin N_2$, since $m \notin N$ by assumption, and since $\check{m}_{\iota} \prec_{\iota} m$ and $\check{m}_{\iota} \notin N_1$.

Combining the above, we see that all the assumptions of the lemma hold, if we instantiate " ι ", "N" and "m" in the assumptions by ι^- , N_2 and $m_g = \check{m}_\iota$, respectively. Then, by the inductive hypothesis, we have that $m_h \in preads((\check{m}_\iota)^{\iota^-})$. But this is a contradiction, because $\check{m}_\iota \prec_\iota m$, and $m_h \in preads(m^\iota)$. Thus, we conclude that $m \preceq_\iota \check{m}_\iota$. \Box

From Claims 4.7.29 and 4.7.30, we get that $m_k = \check{m}_{\iota} = m$, and so the lemma holds for ι .

The next lemma gives a characterization of the minimal metasteps after (ι, N) . Namely, a metastep m is minimal exactly when the preread set of m is contained in N, and for every process π_k contained in m, the next π_k metastep after (ι, N) is m. This is not the most convenient characterization for decoding purposes, since the decoder does not have direct knowledge of the preread set of m, nor the processes contained in m. In subsequent lemmas (Lemmas 4.7.35 and 4.7.36), we provide other characterizations of the minimal metasteps after a prefix, that are more convenient for the decoder.

Lemma 4.7.31 (λ Lemma C) Let $\iota = (i, j)$ be any iteration, and let N be a prefix of $(M_{\iota}, \preceq_{\iota})$. Let $m \in M_{\iota} \setminus N$, and suppose type(m) = W. Then $m \in \lambda(\iota, N)$ if and only if we have the following.

- 1. $preads(m^{\iota}) \subseteq N$.
- 2. For all $\pi_k \in procs(m^{\iota})$, we have $\lambda(\iota, N, k) = m$.

Proof. The main idea is the following. Consider three cases, $\check{m}_{\iota} \not\leq_{\iota} m$, $m = \check{m}_{\iota}$, or $\check{m}_{\iota} \prec_{\iota} m$. *m*. In the first case, we have $m \in \lambda(\iota, N)$ precisely when $m \in \lambda(\iota^-, \check{N})$; thus, the lemma can be shown by applying the inductive hypothesis. If $m = \check{m}_{\iota}$, then $m \in \lambda(\iota, N)$ precisely when $m \in \lambda(\iota^-, \check{N})$, and $\lambda(\iota, N, i) = m$; then we again apply the inductive hypothesis, noting that $procs(m^{\iota}) = procs(m^{\iota^-}) \cup \{\pi_i\}$. Finally, if $\check{m}_{\iota} \prec_{\iota} m$, then ι is a modify iteration, and so $\check{m}_{\iota} \prec_{\iota^-} m$. From this, it once more follows that $m \in \lambda(\iota, N)$ precisely when $m \in \lambda(\iota^-, \tilde{N})$, and the lemma follows from the inductive hypothesis.

We now present the formal proof. We use induction on ι . The lemma is true for $\iota = (1,0)$. We show that if the lemma is true for $\iota \ominus 1$, then it is also true for ι . Let $\check{N} = N \cap M_{\iota^-}$. Consider three cases, either $\check{m}_{\iota} \not\preceq_{\iota} m, m = \check{m}_{\iota}$, or $\check{m}_{\iota} \prec_{\iota} m$. Recall from Definition 4.6.16 that $\Upsilon(\iota, m)$ is the set of metasteps in M_{ι} that $\preceq_{\iota} m$.

1. Case $\check{m}_{\iota} \not\preceq_{\iota} m$.

Claim 4.7.32 $(m \in \lambda(\iota, N)) \Leftrightarrow (m \in \lambda(\iota^-, \check{N})).$

Proof. Since $\check{m}_{\iota} \not\leq_{\iota} m$, then it follows from Lemma 4.6.3 that $\Upsilon(\iota, m) = \Upsilon(\iota^{-}, m)$. We can see that $m \in \lambda(\iota, N) \Leftrightarrow (\Upsilon(\iota, m) \subseteq N) \land (m \notin N)$. We claim that

$$(\Upsilon(\iota, m) \subseteq N) \land (m \notin N) \Leftrightarrow (\Upsilon(\iota^{-}, m) \subseteq \check{N}) \land (m \notin \check{N}).$$

First, note that $(m \notin N) \Leftrightarrow (m \notin \tilde{N})$, because $m \neq \check{m}_{\iota}$, and N and \check{N} are either equal, or differ by \check{m}_{ι} .

Next, we show that $(\Upsilon(\iota, m) \subseteq N) \Leftrightarrow (\Upsilon(\iota^-, m) \subseteq \check{N})$. Indeed, since $\Upsilon(\iota, m) = \Upsilon(\iota^-, m)$, and $\check{N} \subseteq N$, then $(\Upsilon(\iota^-, m) \subseteq \check{N}) \Rightarrow (\Upsilon(\iota, m) \subseteq N)$. For the other direction, notice that $\check{m}_{\iota} \notin \Upsilon(\iota, m)$, since if $\check{m}_{\iota} \in \Upsilon(\iota, m)$, then we must have $\check{m}_{\iota} \preceq_{\iota} m$, a contradiction. Thus, since N and \check{N} differ at most by \check{m}_{ι} , we have $(\Upsilon(\iota, m) \subseteq N) \Rightarrow (\Upsilon(\iota^-, m) \subseteq \check{N})$.

From the above, we have

$$\begin{array}{ll} (m \in \lambda(\iota, N)) & \Leftrightarrow & (\Upsilon(\iota, m) \subseteq N) \land (m \notin N) \\ \\ \Leftrightarrow & (\Upsilon(\iota^-, m) \subseteq \check{N}) \land (m \notin \check{N}) \\ \\ \Leftrightarrow & (m \in \lambda(\iota^-, \check{N})). \end{array}$$

Claim 4.7.33

$$(preads(m^{\iota^{-}}) \subseteq \check{N}) \land (\forall \pi_k \in procs(m^{\iota^{-}}) : \lambda(\iota, \check{N}, k) = m) \iff (preads(m^{\iota}) \subseteq N) \land (\forall \pi_k \in procs(m^{\iota}) : \lambda(\iota, N, k) = m).$$

Proof. Since $m \not\preceq_{\iota} \check{m}_{\iota}$, then by Lemma 4.6.3, we have $m^{\iota} = m^{\iota^-}$. Now, since $\check{m}_{\iota} \notin preads(m^{\iota^-})$, we have $(preads(m^{\iota^-}) \subseteq \check{N}) \Leftrightarrow (preads(m^{\iota}) \subseteq N)$.

Next, we show that

$$(\forall \pi_k \in procs(m^{\iota^-}) : \lambda(\iota, \check{N}, k) = m) \Leftrightarrow (\forall \pi_k \in procs(m^{\iota}) : \lambda(\iota, N, k) = m).$$

We first claim that either we have $\check{m}_{\iota^-} \notin \check{N}$, or $\forall \pi_k \in procs(m^{\iota^-}) : k \neq i$. Indeed, suppose that we have $\check{m}_{\iota^-} \in \check{N}$, and there exists $k \in procs(m^{\iota^-})$ such that k = i. Then this means $\lambda(\iota^-, \check{N}, i) = \check{m}_{\iota} = m$, which contradicts the assumption that $\check{m}_{\iota} \not\preceq_{\iota} m$. Now, since we have $\check{m}_{\iota^-} \notin \check{N}$ or $\forall \pi_k \in procs(m^{\iota^-}) : k \neq i$, then by Lemma 4.7.12, we have $\forall \pi_k \in procs(m^{\iota^-}) :$ $\lambda(\iota^-, \check{N}, k) = \lambda(\iota, N, k)$. Finally, since $procs(m^{\iota}) = procs(m^{\iota^-})$, we have

$$(\forall \pi_k \in procs(m^{\iota^-}) : \lambda(\iota, N, k) = m) \Leftrightarrow (\forall \pi_k \in procs(m^{\iota}) : \lambda(\iota, N, k) = m).$$

Combining the above, we get the following.

$$\begin{split} m \in \lambda(\iota, N) &\Leftrightarrow (m \in \lambda(\iota^{-}, \bar{N})) \\ &\Leftrightarrow (preads(m^{\iota^{-}}) \subseteq \check{N}) \land (\forall \pi_{k} \in procs(m^{\iota^{-}}) : \lambda(\iota, \check{N}, k) = m) \\ &\Leftrightarrow (preads(m^{\iota}) \subseteq N) \land (\forall \pi_{k} \in procs(m^{\iota}) : \lambda(\iota, N, k) = m). \end{split}$$

Here, the first equivalence follows by Claim 4.7.32. The second equivalence follows by the inductive hypothesis. The final equivalence follows by Claim 4.7.33.

2. Case $m = \check{m}_{\iota}$.

Let $N_1 = \{ \mu \mid (\mu \in M_\iota) \land (\mu \preceq_\iota \check{m}_{\iota^-}) \}$. By Lemma 4.6.3, we can see that

$$\Upsilon(\iota, m) = \Upsilon(\iota^-, m) \cup N_1.$$

Thus, we have the following.

$$\begin{split} m \in \lambda(\iota, N) & \Leftrightarrow \quad (\Upsilon(\iota, m) \subseteq N) \land (m \not\in N) \\ & \Leftrightarrow \quad (\Upsilon(\iota^{-}, m) \subseteq \check{N}) \land (\check{m}_{\iota^{-}} \in N) \land (\check{m}_{\iota} \not\in N) \\ & \Leftrightarrow \quad (m \in \lambda(\iota^{-}, \check{N})) \land (\lambda(\iota, N, i) = \check{m}_{\iota}) \\ & \Leftrightarrow \quad (preads(m^{\iota^{-}}) \subseteq \check{N}) \land (\forall \pi_{k} \in procs(m^{\iota^{-}}) : \lambda(\iota, \check{N}, k) = m) \land ((\lambda(\iota, N, i) = \check{m}_{\iota}) \\ & \Leftrightarrow \quad (preads(m^{\iota}) \subseteq N) \land (\forall \pi_{k} \in procs(m^{\iota}) : \lambda(\iota, N, k) = m). \end{split}$$

The next to last equivalence follows by the inductive hypothesis, and the last equivalence follows from the fact that $procs((\check{m}_{\iota})^{\iota}) = procs((\check{m}_{\iota})^{\iota^{-}}) \cup \{\pi_i\}$, and by using similar arguments as in the proof of Claim 4.7.33.

3. Case $\check{m}_{\iota} \prec_{\iota} m$.

Let $N_2 = \{\mu \mid (\mu \in M_\iota) \land (\mu \preceq_\iota \check{m}_\iota)\}$. Using Lemma 4.6.3, we get that $\Upsilon(\iota, m) = \Upsilon(\iota^-, m) \cup N_2$. Since $\check{m}_\iota \prec_\iota m$, then we can see from Lemma 4.6.3 that ι is a modify iteration. Thus, since $\check{m}_\iota \prec_\iota m$, we also have $\check{m}_\iota \prec_{\iota^-} m$, and so $(m \in \lambda(\iota, N)) \Leftrightarrow (m \in \lambda(\iota^-, \check{N}))$. Also, we have $M_\iota = M_{\iota^-}, N = \check{N}$, and $m^\iota = m^{\iota^-}$. Thus, using the inductive hypothesis, we have the following.

$$\begin{split} m \in \lambda(\iota, N) &\Leftrightarrow m \in \lambda(\iota^{-}, \check{N}) \\ &\Leftrightarrow (preads(m^{\iota^{-}}) \subseteq \check{N}) \land (\forall \pi_{k} \in procs(m^{\iota^{-}}) : \lambda(\iota, \check{N}, k) = m) \\ &\Leftrightarrow (preads(m^{\iota}) \subseteq N) \land (\forall \pi_{k} \in procs(m^{\iota}) : \lambda(\iota, N, k) = m). \end{split}$$

Let e and m be the next π_k step and metastep after (ι, N) , respectively. Suppose that e is a write step, and m is a write metastep writing a value v to a register ℓ . Then the next lemma states that the unmatched preread metasteps on ℓ after (ι, N) are a subset of $preads(m^{\iota})$. Also, the processes that v-read ℓ after (ι, N) are a subset of $readers(m^{\iota})$, and the processes that write to ℓ after (ι, N) are a subset of $writers(m^{\iota}) \cup winner(m^{\iota})$. In addition, for each process in $readers(\iota, N, \ell, v) \cup$ $wwriters(\iota, N, \ell)$, the next metastep for the process after (ι, N) is m. This lemma is used in the proof of Lemma 4.7.35.

Lemma 4.7.34 (\lambda Lemma D) Let $\iota = (i, j)$ be any iteration, let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and let $\alpha \in \mathcal{L}(\iota, N)$. Let $k \in [i]$, $m = \lambda(\iota, N, k)$, and $e = \delta(\alpha, \pi_k)$. Suppose that type(e) = type(m) = W, and let $\ell = reg(m)$ and v = val(m). Then we have the following.

- 1. $preads(\iota, N, \ell) \subseteq preads(m^{\iota}).$
- 2. readers $(\iota, N, \ell, v) \subseteq readers(m^{\iota})$, and $\forall \pi_h \in readers(\iota, N, \ell, v) : \lambda(\iota, N, h) = m$.
- 3. $wwriters(\iota, N, \ell) \subseteq writers(m^{\iota}) \cup winner(m^{\iota}), and \forall \pi_h \in wwriters(\iota, N, \ell) : \lambda(\iota, N, h) = m.$

Proof. The proof mainly involves unraveling definitions, then applying Lemmas 4.7.14 and 4.7.23. We show each part of the lemma separately. For the first part, let $m_1 \in preads(\iota, N, \ell)$. Then by the definition of $preads(\iota, N, \ell)$, m_1 is a read metastep on ℓ , $m_1 \in N$, and $\exists m_2 \notin N : m_1 \in$ $preads((m_2)^{\iota})$. Then by Lemma 4.7.23, we have $m_2 = m$. Since m_1 was arbitrary, we have $preads(\iota, N, \ell) \subseteq preads(m^{\iota})$.

In the rest of the lemma, for any $h \in [i]$, let $m_h = \lambda(\iota, N, h)$, $s_h = st(\alpha, \pi_h)$, $e_h = \delta(\alpha, \pi_h)$, and $S_{h,\ell,v} = \{s \mid (s \in S) \land (st(s, \pi_h) = st(s_k, \pi_h)) \land (st(s, \ell) = v)\}.$

For the second part of the lemma, let $\pi_h \in readers(\iota, N, \ell, v)$. Then by the definition of $readers(\iota, N, \ell, v), m_h$ is a write metastep on ℓ , e_h is a read step on ℓ , and $\exists s \in S_{h,\ell,v} : \Delta(s, e_h, \pi_h) \neq s_h$. Then by Lemma 4.7.14, we have $m_h = m$, and $\pi_h \in readers(m^{\iota})$. Since h was arbitrary, we have $\forall \pi_h \in readers(\iota, N, \ell, v) : \lambda(\iota, N, h) = m$, and $readers(\iota, N, \ell, v) \subseteq readers(m^{\iota})$.

By the definition of $wwriters(\iota, N, \ell)$, m_h is a write metastep on ℓ , and e_h is a write step on ℓ . Then, by Lemma 4.7.14, we have $m_h = m$, and $\pi_h \in writers(m^{\iota}) \cup winner(m^{\iota})$. Since h was arbitrary, we have $\forall \pi_h \in wwriters(\iota, N, \ell) : \lambda(\iota, N, h) = m$, and $wwriters(\iota, N, \ell) \subseteq writers(m^{\iota}) \cup winner(m^{\iota})$.

The next lemma gives a characterization of the minimal metasteps after (ι, N) that is convenient for the decoder. Let e and m be the next p_{π_k} step and metastep after (ι, N) , respectively. Suppose that e is a write step, and m is a write metastep writing value v to ℓ . Then the lemma states that m is a minimal metastep after (ι, N) if and only if $|preads(\iota, N, \ell)| = |preads(m^{\iota})|$, $|readers(\iota, N, \ell, v)| =$ $|readers(m^{\iota})|$, $|wwriters(\iota, N, \ell)| = |writers(m^{\iota}) \cup winner(m^{\iota})|$. To make use of this characterization, the decoder only needs to be able to compute the sets $preads(\iota, N, \ell)$, $readers(\iota, N, \ell, v)$, and $wwriters(\iota, N, \ell)$, and to know the cardinalities of the sets $preads(m^{\iota})$, $readers(m^{\iota})$, and $writers(m^{\iota})$. The cardinalities are stored by the encoder, and can be retrieved from the encoding by the decoder at the appropriate time. The sets $readers(\iota, N, \ell, v)$ and $wwriters(\iota, N, \ell)$ can be computed by the decoder simply by knowing N. $preads(\iota, N, \ell)$ can be computed by knowing N, and additionally, for each read metastep in N, a flag indicating whether the metastep is a preread. These flags are also stored in the encoding.

Lemma 4.7.35 (λ Lemma E) Let $\iota = (i, j)$ be any iteration, let N be a prefix of $(M_{\iota}, \preceq_{\iota})$, and let $\alpha \in \mathcal{L}(\iota, N)$. Let $k \in [i]$, $m = \lambda(\iota, N, k)$, and $e = \delta(\alpha, \pi_k)$. Let $\ell = reg(m)$ and v = val(m). Suppose that type(e) = type(m) = W. Then $m \in \lambda(\iota, N)$ if and only if we have the following.

- 1. $|preads(\iota, N, \ell)| = |preads(m^{\iota})|.$
- 2. $|readers(\iota, N, \ell, v)| = |readers(m^{\iota})|.$
- 3. $|wwriters(\iota, N, \ell)| = |writers(m^{\iota}) \cup winner(m^{\iota})|.$

Proof.

1. (\Rightarrow) direction.

Since $m \in \lambda(\iota, N)$, then by Lemma 4.7.31, we have $preads(m^{\iota}) \subseteq N$, and $\forall \pi_k \in procs(m^{\iota}) : \lambda(\iota, N, k) = m$. We show each part of the lemma separately.

To show $|preads(\iota, N, \ell)| = |preads(m^{\iota})|$, let $m_1 \in preads(m^{\iota})$. Then we have the following: $m_1 \in N, m_1$ is a read metastep on $\ell, m \notin N$, and $m_1 \in preads(m^{\iota})$. Thus, we have $m_1 \in preads(\iota, N, \ell)$, by the definition of $preads(\iota, N, \ell)$. Since m_1 was arbitrary, we have $preads(m^{\iota}) \subseteq preads(\iota, N, \ell)$. Since we also have $preads(\iota, N, \ell) \subseteq preads(m^{\iota})$ by Lemma 4.7.34, then $|preads(\iota, N, \ell)| = |preads(m^{\iota})|$.

In the rest of the lemma, for any $h \in [i]$, let $m_h = \lambda(\iota, N, h)$, $s_h = st(\alpha, \pi_h)$, $e_h = \delta(\alpha, \pi_h)$, and $S_{h,\ell,v} = \{s \mid (s \in S) \land (st(s, \pi_h) = st(s_k, \pi_h)) \land (st(s, \ell) = v)\}.$

To show that $|readers(\iota, N, \ell, v)| = |readers(m^{\iota})|$, let $\pi_h \in readers(m^{\iota})$. Since $m \in \lambda(\iota, N)$, then by Lemma 4.7.31, we have $m_h = m$. Let ϵ_h denote the step that π_h takes in m. Since $\pi_h \in readers(m^{\iota})$, then ϵ_h is a read step on ℓ . By Lemma 4.7.12, we have $e_h = \epsilon_h$, so e_h is also a read step on ℓ . Then, by Lemma 4.7.13, there exists $s \in S_{h,\ell,v}$ such that $\Delta(s, e_h, \pi_h) \neq s_h$. Thus, by the definition of $readers(\iota, N, \ell, v)$, we have $\pi_h \in readers(\iota, N, \ell, v)$. Since π_h was arbitrary, we have $readers(m^{\iota}) \subseteq readers(\iota, N, \ell, v)$. Since we also have $readers(\iota, N, \ell, v) \subseteq$ $readers(m^{\iota})$ by Lemma 4.7.34, then $|readers(\iota, N, \ell, v)| = |readers(m^{\iota})|$.

To show that $|wwriters(\iota, N, \ell)| = |writers(m^{\iota}) \cup winner(m^{\iota})|$, let $\pi_h \in writers(m^{\iota}) \cup winner(m^{\iota})$. Since $m \in \lambda(\iota, N)$, then by Lemma 4.7.31, we have $m_h = m$. Let ϵ_h denote the step that π_h takes in m. Since $\pi_h \in writers(m^{\iota})$, then ϵ_h is a write step on ℓ . By Lemma 4.7.12, we have $e_h = \epsilon_h$, so e_h is also a write step on ℓ . Thus, by the definition of $wwriters(\iota, N, \ell)$, we have $\pi_h \in wwriters(\iota, N, \ell)$, and so $writers(m^{\iota}) \cup winner(m^{\iota}) \subseteq wwriters(\iota, N, \ell)$. Since we also have $wwriters(\iota, N, \ell) \subseteq writers(m^{\iota}) \cup winner(m^{\iota})$ by Lemma 4.7.34, then $|wwriters(\iota, N, \ell)| = |writers(m^{\iota}) \cup winner(m^{\iota})|$.

2. (\Leftarrow) direction.

By Lemma 4.7.34, we have $preads(\iota, N, \ell) \subseteq preads(m^{\iota}), readers(\iota, N, \ell, v) \subseteq readers(m^{\iota}),$ and $wwriters(\iota, N, \ell) \subseteq writers(m^{\iota}) \cup winner(m^{\iota})$. Thus, since $|preads(\iota, N, \ell)| = |preads(m^{\iota})|,$ $|readers(\iota, N, \ell, v)| = |readers(m^{\iota})|,$ and $|wwriters(\iota, N, \ell)| = |writers(m^{\iota}) \cup winner(m^{\iota})|,$ we have $preads(\iota, N, \ell) = preads(m^{\iota}), readers(\iota, N, \ell, v) = readers(m^{\iota}),$ and $wwriters(\iota, N, \ell) =$ $writers(m^{\iota}) \cup winner(m^{\iota}).$

Let $m_1 \in preads(\iota, N, \ell)$. Then by definition, we have $m_1 \in N$. Thus, since $preads(\iota, N, \ell) = preads(m^{\iota})$, we have

$$preads(m^{\iota}) \subseteq N.$$
 (4.11)

Next, let $\pi_h \in readers(\iota, N, \ell, v)$. Then by Lemma 4.7.34, we have $\lambda(\iota, N, h) = m$. Since

 $readers(\iota, N, \ell, v) = readers(m^{\iota})$, we have

$$\forall \pi_h \in readers(m^{\iota}) : \lambda(\iota, N, h) = m.$$
(4.12)

Next, let $\pi_g \in wwriters(\iota, N, \ell)$. Then by Lemma 4.7.34, we have $\lambda(\iota, N, g) = m$. Since $wwriters(\iota, N, \ell) = writers(m^{\iota}) \cup winner(m^{\iota})$, then

$$\forall \pi_q \in writers(m^\iota) \cup winner(m^\iota) : \lambda(\iota, N, g) = m.$$
(4.13)

Finally, by combining Equations 4.11, 4.12 and 4.13, and applying Lemma 4.7.31, we have that $m \in \lambda(\iota, N)$.

Lemma 4.7.35 gave a convenient characterization of the minimal write metasteps after (ι, N) . The next lemma characterizes the minimal read and critical metasteps after (ι, N) . The minimality condition is simple: a read or critical metastep is minimal after (ι, N) exactly when it is the next metastep after (ι, N) for some process.

Lemma 4.7.36 (λ Lemma F) Let $\iota = (i, j)$ be any iteration, let $m \in M_{\iota}$, and let N be a prefix of $(M_{\iota}, \preceq_{\iota})$. Suppose that $type(m) \in \{R, C\}$. Then $m \in \lambda(\iota, N)$ if and only if there exists $k \in [i]$ such that $m = \lambda(\iota, N, k)$.

Proof. We use induction on ι . The lemma is true for $\iota = (1, 0)$. We show that if the lemma is true for $\iota \ominus 1$, then it is also true for ι . Let $\check{N} = N \cap M_{\iota^-}$.

1. (\Rightarrow) direction.

Consider two cases, either $m \neq \check{m}_{\iota}$, or $m = \check{m}_{\iota}$.

(a) Case $m \neq \check{m}_{\iota}$.

We claim that $(m \in \lambda(\iota, N)) \Rightarrow (m \in \lambda(\iota^-, \check{N}))$. Indeed, suppose that $m \in \lambda(\iota, N)$, and let $m_1 \in M_{\iota^-}$ be such that $m_1 \preceq_{\iota^-} m$. We want to show that $m_1 \in \check{N}$. We have $m_1 \preceq_{\iota} m$ by Lemma 4.6.4, and so $m_1 \in N$, since $m \in \lambda(\iota, N)$. Then, since $m_1 \neq \check{m}_{\iota}$, we also have $m_1 \in N \cap M_{\iota^-} = \check{N}$, and so the claim holds. Now, since $m \in \lambda(\iota^-, \check{N})$, then by the inductive hypothesis, there exists $k \in [i]$ such that $m = \lambda(\iota^-, \check{N}, k)$. Since $m \neq \check{m}_{\iota}$, then we have $k \neq i$ or $\check{m}_{\iota^-} \notin N$. Thus, by Lemma 4.7.11, we have $m = \lambda(\iota^-, \check{N}, k) = \lambda(\iota, N, k)$, and so the lemma holds.

(b) Case $m = \check{m}_{\iota}$.

Since $m = \check{m}_{\iota}$, then we see from Lemma 4.6.3 that $m = \lambda(\iota, N, i)$.

2. (\Leftarrow) direction.

Consider two cases, either $m \neq \check{m}_{\iota}$, or $m = \check{m}_{\iota}$.

(a) Case $m \neq \check{m}_{\iota}$.

Since $m \neq \check{m}_{\iota}$, then we have $k \neq i$ or $\check{m}_{\iota^-} \notin N$, and so $m = \lambda(\iota, N, k) = \lambda(\iota^-, \check{N}, k)$, by Lemma 4.7.11. Then by the inductive hypothesis, we have $m \in \lambda(\iota^-, \check{N})$, and so $\Upsilon(\iota^-, m) \subseteq \check{N}$. Consider two cases, either $\check{m}_{\iota} \not\preceq_{\iota} m$, or $\check{m}_{\iota} \prec_{\iota} m$.

If $\check{m}_{\iota} \not\preceq_{\iota} m$, then we have $\Upsilon(\iota, m) = \Upsilon(\iota^{-}, m)$. Thus, we have $\Upsilon(\iota, m) \subseteq N$, and so $m \in \lambda(\iota, N)$.

If $\check{m}_{\iota} \prec_{\iota} m$, then let $N_1 = \{\mu \mid (\mu \in M_{\iota}) \land (\mu \preceq_{\iota} \check{m}_{\iota})\}$. We have $\Upsilon(\iota, m) = \Upsilon(\iota^-, m) \cup N_1$, and ι is a modify iteration. Since m is a read or critical metastep and $m = \lambda(\iota, N, k)$, we have $\check{m}_{\iota} \in N$, and so $N_1 \subseteq N = \check{N}$. Thus, since $\Upsilon(\iota^-, m) \subseteq \check{N}$, we have $\Upsilon(\iota, m) \subseteq N$, and so $m \in \lambda(\iota, N)$.

(b) Case $m = \check{m}_{\iota}$.

Since $\check{m}_{\iota} = \lambda(\iota, N, k)$ is a read or critical metastep, then we have $k = i, \check{m}_{\iota^-} \in N$, and $\check{m}_{\iota} \notin N$. Thus, we see that $\check{m}_{\iota} \in \lambda(\iota, N)$.

Summary of Properties for Decoding

In the remainder of this section, we describe how the lemmas in Section 4.7.3 motivate the DECODE algorithm presented in Section 4.10. For any metastep m, we always refer to the iteration ι^n version of m. Thus, we omit the ι^n superscript from our notation. For example, we write steps(m) to mean $steps(m^{\iota^n})$.

Our goal for decoding is to output a linearization of $(M_n, \leq_n)^{34}$. To do this, DECODE maintains an invariant that at any point in its execution, it has output a linearization α of (N, \leq_n) , where Nis some prefix of (M_n, \leq_n) . To satisfy the invariant, DECODE ensures that whenever it appends a set of steps to α , those steps are precisely the steps in some minimal metastep not contained in N. That is, if DECODE appends a set of steps β to α , then $\beta = steps(m)$, for some $m \in \lambda(N)^{35}$. Thus, the main task of the decoder is to identify the minimal metasteps after N.

If m is a read or critical metastep, then it is easy for DECODE to know when $m \in \lambda(N)$. Indeed, Lemma 4.7.36 shows that $m \in N$ precisely when m is the next metastep after N for some process. Next, suppose that m is a write metastep, and let $\ell = reg(m)$ and v = val(m). To determine when $m \in \lambda(N)$, DECODE uses the property from Lemma 4.7.35, namely, that $m \in \lambda(N)$ if and

³⁴Following the notational convention in this section, we write (M_n, \leq_n) to mean $((M_n)^{\iota^n}, \leq_n)$.

³⁵DECODE also ensures that it appends all the non-winning write steps in β to α first, then appends the winning write, then appends the read steps in β . This condition is easy to satisfy, and will not be discussed further.

only if $|preads(N, \ell)| = |preads(m)|$, $|readers(N, \ell, v)| = |readers(m)|$, and $|wwriters(N, \ell)| = |writers(m) \cup winner(m)|$. To perform these checks, DECODE first needs to know the values of |preads(m)|, |readers(m)| and $|writers(m) \cup winner(m)|$. These values are the components of the signature for m, and are stored in the string E_{π} output by ENCODE operating on input (M_n, \preceq_n) . Thus, DECODE gets these values by reading E_{π} . Next, DECODE must be able to compute the sets $preads(N, \ell)$, $readers(N, \ell, v)$ and $wwriters(N, \ell)$, based on the current linearization α of (N, \preceq_n) that is has produced. To compute $preads(N, \ell)$, DECODE uses Lemma 4.7.23, which shows that if a read metastep on ℓ in N is contained in the preread set of any write metastep not in N, then it is contained in the precesses whose next step after N v-reads ℓ , or writes to ℓ . The algorithm presented in Section 4.10 is an implementation of these ideas.

4.8 The Encoding Step

In this section, we present an algorithm that encodes $((M_n)^{\iota^n}, \leq_n)$ as a string of length $O(C(\alpha))$, where α is any linearization of $((M_n)^{\iota^n}, \leq_n)^{36}$. In the remainder of this chapter, we will consider only the iteration ι^n version of any metastep. Thus, we write m to mean m^{ι^n} , for any $m \in M_n$. We first define the following.

Definition 4.8.1 (Extended Type) Define

$$\mathcal{T} = \{C, R, W, PR, SR, \$\} \cup \bigcup_{pr, r, w \in [n]} \{PRprRrWw\}.$$

We say that \mathcal{T} is the set of extended types. Let $m \in M_n$ be a metastep, let $e \in steps(m)$ be a step in m, and let i = proc(e) be the process taking step e. Then we define the following.

- 1. If type(m) = W, then we define the following.
 - (a) If type(e) = R, then xtype(e, m) = R.
 - (b) If type(e) = W and $i \neq winner(m)$, then xtype(e, m) = W.
 - (c) If type(e) = W and i = winner(m), then xtype(e, m) = PRprRrWw, where pr = |preads(m)|, r = |reads(m)| and w = |writes(m)| + 1.
- 2. If type(m) = R, then e is a read step. We define the following.
 - (a) If $\exists \mu \in M$ such that $m \in preads(\mu)$, then xtype(e, m) = PR.
 - (b) Otherwise, xtype(e, m) = SR.

³⁶By Lemma 4.6.17.1, we have $\alpha \in runs(\mathcal{A})$. Also, we show in Lemma 4.7.10 that all linearizations of $((M_n)^{\iota^n}, \leq_n)$ have the same cost in the state change cost model.

3. If type(m) = C, then e is a critical step. We define xtype(e, m) = C.

We say xtype(e, m) is the extended type of e in m.

Please see Figure 4-5 for the pseudocode of the encoding algorithm. All text in the pseudocode in typewriter font represent string literals. For example, W is the string "W".

The input to ENCODE is a pair (M, \leq) , where M is a set of metasteps, and \leq is a partial order on M. The encoding uses a two dimensional grid of cells, with n columns and an infinite number of rows. The encoder fills some of the cells with strings. The contents of the cell in column i and row j is denoted by T(i, j).

The encoder iterates over all the metasteps in M, in an arbitrary order. For each $m \in M$, it iterates over all the steps in steps(m), again in an arbitrary order. Let $e \in steps(m)$, and suppose e is performed by process p. Then ENCODE calls $PC(p, m, M, \preceq)$, which returns a number q such that m is p's q'th largest metastep in M^{37} . Note that q is well defined, since the set of metasteps containing p in M is totally ordered by \preceq , by Lemma 4.6.8. The encoder fills cell T(p,q) with (a string representation of) xtype(e,m), the extended type of e in m. Note that xtype(e,m) contains information about the types of both e and m. For example, if e is a read step, then xtype(e,m)can be \mathbb{R} , SR or PR; $xtype(e,m) = \mathbb{R}$ indicates that e is a read step in a write metastep, while $xtype(e,m) \in {SR, PR}$ indicates that e is a read step in a read metastep; also, $xtype(e,m) = \mathbb{PR}$ indicates that the read metastep containing e is a preread metastep. As another example, if e is the winning step in a metastep, then xtype(e,m) contains the signature for that metastep, *i.e.*, a count of the number of reads, writes and prereads in the metastep.

The complete encoding E_{π} is produced by concatenating all nonempty cells $T(1, \cdot)$ (in order), then appending all nonempty cells $T(2, \cdot)$, etc., and finally appending all nonempty cells $T(n, \cdot)$. The encoder uses the helper function nrows(T, i), which returns how many nonempty cells there are in column *i* of *T*.

4.9 Correctness Properties of the Encoding

In this section, we show that the length of the string E_{π} output by ENCODE is proportional to the cost of a linearization of (M_n, \leq_n) . Recall from Definition 4.7.1 that G is the total number of steps contained in all the metasteps in M_n after iteration ι^n .

Theorem 4.9.1 (Encoding Theorem A) Let α be the output of $\text{Lin}(M_n, \preceq_n)$. Then we have $|E_{\pi}| = O(C(\alpha))$.

Proof. The main idea for the proof is the following. Given a metastep $m \in M_n$, there are two parts to the cost of encoding m. The first part is the cost to encode the steps of m, and possibly the

³⁷ "PC" stands for *program counter*.

```
1: procedure ENCODE(M, \preceq)
2:
       for all m \in M do
           for all e \in steps(m)
3:
              \begin{array}{l} p \leftarrow proc(e); \quad q \leftarrow \operatorname{Pc}(p,m,M, \preceq) \\ T(p,q) \leftarrow xtype(e,m) \end{array}
4:
5:
       end for end for
6:
7:
       for i \leftarrow 1, n do
           for j \leftarrow 1, nrows(T, i) do
8:
                 \leftarrow E_{\pi} \circ \# \circ T(i,j)
9:
            E_{\pi}
10:
           end for
           E_{\pi} \leftarrow E_{\pi} \circ 
11:
      end for
12:
13: return E_{\pi}
14: end procedure
15: procedure Pc(p, m, M, \preceq)
16: N \leftarrow \{\mu \mid (\mu \in M) \land (p \in procs(\mu))\}
17: sort N in increasing order of \leq as n_1, \ldots, n_{|N|}
18: return q \in 1, \ldots, |N| such that n_q = m
19: end procedure
```

Figure 4-5: Encoding M and \leq as a string E_{π} .

signature of m, if m is a write metastep. The other cost to encoding m is for encoding the preread set of m, if m is a write metastep. If m has t steps, then we show that the cost of the first part of encoding m is O(t). For the second part, we do not compute the cost directly, but rather, charge the cost to the encoding costs of all the read metasteps in pread(m). From this, it follows that, summed over all $m \in M_n$, the encoding cost of both parts is bounded by O(G), which is $O(|\alpha|)$ by Lemma 4.7.10.

We now present the formal proof. Let $c \ge 1$ be the smallest constant such that any symbol in E_{π} , such as SR or #, can be encoded using at most c bits, and any natural number d in E_{π} can be encoded using at most $c \log d$ bits. Clearly, c is finite. Recall that $\text{ENCODE}(M_n, \preceq_n)$ works by iterating over the metasteps in M_n , and encoding information about each metastep m in several cells of T. Each cell is associated either with a step contained in m, or a read metastep contained in pread(m). For any $m \in M_n$, define the following.

- 1. Let s(m) be the number of bits used in E_{π} to encode m. More precisely, s(m) is the sum of the number of bits used in all the cells of T associated with m.
- 2. Let t(m) = |steps(m)| be number of steps in m.
- 3. Let r(m) = |reads(m)| be number of read steps in m.
- 4. Let $w(m) = |writes(m) \cup win(m)|$ be number of write and winning steps in m.
- 5. Let p(m) = |preads(m)| be number of preread metasteps of m.

We have

$$|E_{\pi}| \le \sum_{m \in M_n} s(m) + c \sum_{m \in M_n} t(m) + O(n).$$
(4.14)

Here, the $c \sum_{m \in M_n} t(m)$ and O(n) terms account for the delimiters, such as **#**, used in E_{π} when concatenating the cells of T. We have $c \sum_{m \in M_n} t(m) = cG$. Also, we have $n \leq G$, since each process

 p_i takes at least one step, say try_i, in M_n . So, we have that $|E_{\pi}| \leq \sum_{m \in M_n} s(m) + (c+1)G$. Then, to bound $|E_{\pi}|$, it suffices to bound $\sum_{m \in M_n} s(m)$.

Claim 4.9.2 $\sum_{m \in M_n} s(m) \leq 6cG$.

Proof. We first claim that

$$s(m) \le c(t(m) + \log r(m) + \log w(m) + \log p(m) + 3).$$

Indeed, if m is a read or critical metastep, then t(m) = 1, and ENCODE writes at most one symbol R, C, PR or SR in the cell associated with m, using c bits. If m is a write metastep, then for each of the t(m) - 1 nonwinning steps, ENCODE writes either R or W in the cell associated with the step, using c bits. For the winning step, ENCODE writes the 3 symbols PR, R and W, and also the numbers r(m), w(m) and p(m). Hence, it uses at most $c(\log r(m) + \log w(m) + \log p(m) + 3)$ bits.

Now, we have

$$\begin{split} \sum_{m \in M_n} s(m) &\leq c \sum_{m \in M_n} (t(m) + \log r(m) + \log w(m) + \log p(m) + 3) \\ &\leq c \sum_{m \in M_n} (t(m) + r(m) + w(m) + 3) + c \sum_{m \in M_n} p(m) \\ &\leq c \sum_{m \in M_n} (2t(m) + 3) + c \sum_{m \in M_n} p(m) \\ &\leq 5c \sum_{m \in M_n} t(m) + c \sum_{m \in M_n} p(m) \\ &\leq 5cG + c \sum_{m \in M_n} p(m) \end{split}$$

Here, the third inequality holds because $steps(m) = reads(m) \cup writes(m) \cup win(m)$, so that t(m) = r(m) + w(m). The fourth inequality holds because $t(m) \ge 1$, since m contains at least one step. The final inequality holds because $\sum_{m \in M_n} t(m)$ is the total number of steps contained in all the metasteps in M_n , which is G. We have the following.

Claim 4.9.3 $\sum_{m \in M_n} p(m) \leq G$.

Proof. Let $R = \{\mu \mid (\mu \in M_n) \land (type(\mu) = \mathbb{R})\}$ be the set of all read metasteps contained in M_n . Let $m_1, m_2 \in M_n$ be any two different write metasteps. Then $preads(m_1) \subseteq R$, and $preads(m_2) \subseteq R$. Also, by Lemma 4.7.6, we have that for any $m \in R$, if $m \in preads(m_1)$, then $m \notin preads(m_2)$. So, $preads(m_1) \cap preads(m_2) = \emptyset$. Thus, we have

$$\sum_{m\in M_n} |preads(m)| = \sum_{m\in M_n} p(m) \le |R| \le G.$$

Variable	Domain of type	Meaning
E_{π}	An output of Encode	The input to DECODE.
α	$runs(\mathcal{A})$	A linearization of a prefix of (M_n, \leq_n) .
done	$2^{[n]}$	Processes that have completed their exit sections.
$pc_i, i \in [n]$	\mathbb{N}	Number of steps taken by p_i in α , plus 1.
$e_i, i \in [n]$	$E_i \cup \{\bot\}$	The next step of p_i after α .
$wait_i, i \in [n]$	$2^{[n]}$	Processes p_i such that $e_i \neq \perp$.
$\ell_i, i \in [n]$	$L \cup \{\bot\}$	The register accessed by e_i .
$type_i, i \in [n]$	T	The extended type of e_i in the next p_i metastep after α .
$sig_{\ell}, \ell \in L$	Record with fields $r, w, pr, win \in 0n$	Signature of min. write metastep on ℓ not lin. in α .
$R_\ell, \ell \in L$	$2^{[n]}$	Processes p_i such that e_i reads ℓ .
		Also, p_i changes state after reading $val(e_{(sig_{\ell}.win)})$ in ℓ .
$W_\ell, \ell \in L$	$2^{[n]}$	Processes p_i such that e_i writes to ℓ .
$PR_{\ell}, \ell \in L$	$2^{[n]}$	Processes p_i that have done final read to ℓ .

Figure 4-6: The types and meanings of variables used in DECODE.

Combining Claim 4.9.3 with the expression for $\sum_{m \in M_n} s(m)$, we get $\sum_{m \in M_n} s(m) \le 6cG$.

Since $C(\alpha) = G$ by Lemma 4.7.10, then by combining Equation 4.14 and Claim 4.9.2, we have

$$|E_{\pi}| \le 6cG + (c+1)G = (7c+1)G = O(C(\alpha)).$$

4.10 The Decoding Step

In this section, we describe the decoding step. The input to DECODE is a string E_{π} produced by ENCODE (M_n, \leq_n) (where (M_n, \leq_n) is the output of CONSTRUCT (π)). DECODE outputs a run that is a linearization of (M_n, \leq_n) . For ease of notation, we denote the input to DECODE by E.

At a high level, the decoding algorithm proceeds in a loop, where at any point in the loop, it has output a run α that is a linearization of some prefix N of (M_n, \leq_n) . We say the metasteps in N have been *executed*, and we say the metasteps in $M_n \setminus N$ are *unexecuted*. By reading E, the decoder finds a *minimal unexecuted metastep* m, with respect to \leq_n . The decoder executes m, by linearizing m and appending the result to α . It then begins the next iteration of the decoding loop.

Please see Figure 4-7 for the pseudocode for DECODE. We refer to line numbers in DECODE using angle brackets, with a subscript D. For example, $\langle 6 \rangle_D$ refers to line 6 in Figure 4-7. We first describe the variables in DECODE. Please also see Table 4-6. α is the run that the decoder builds. $done \subseteq [n]$ is the set of processes that have completed their trying, critical and exit sections. For $i \in [n]$, pc_i is the number of metasteps the decoder has executed that contain p_i , plus one. e_i is the step p_i takes after α , ℓ_i is the register accessed by e_i , and $type_i$ is the extended type of e_i in the next p_i metastep after α^{38} . We call e_i process p_i 's next step. At certain points in the decoding, the decoder may not

³⁸Recall that α is supposed to be the linearization of some prefix N of (M_n, \leq_n) . Thus, by the next p_i metastep

1: procedure DECODE(E)2: $\forall i \in [n] : pc_i \leftarrow 2, type_i \leftarrow \varepsilon, e_i \leftarrow \bot, \ell_i \leftarrow \bot$ $\forall \ell \in L: sig_\ell \leftarrow \bot, \ R_\ell, PR_\ell, W_\ell \leftarrow \emptyset$ 3: 4: $\alpha \leftarrow \mathsf{try}_1 \circ \mathsf{try}_2 \circ \ldots \circ \mathsf{try}_n; \quad done \leftarrow \emptyset;$ $wait \gets \emptyset$ repeat 5:6: for all $(i \notin done \cup wait)$ do 7: $e_i \leftarrow \delta(\alpha, i); \quad \ell_i \leftarrow reg(e_i); \quad wait \leftarrow wait \cup \{i\}$ $type_i \leftarrow \text{GETSTEP}(E, i, pc_i)$ 8: switch 9: 10: case $type_i = W$: if $type_i$ contains a signature sig then 11: $sig_{\ell_i} \leftarrow MAKESIG(sig, i)$ end if 12:13: $W_{\ell_i} \leftarrow W_{\ell_i} \cup \{i\}$ 14: 15:case $type_i = \mathbb{R}$: choose $s \in S$ s.t. $(st(s,i) = st(\alpha,i)) \land (st(s,\ell_i) = val(e_{(sig_{\ell_i},win)}))$ 16: $\begin{array}{l} \mathbf{if} \ (sig_{\ell_i} \neq \varepsilon) \land (\Delta(s,e_i,i) \neq st(\alpha,i)) \ \mathbf{then} \\ R_{\ell_i} \leftarrow R_{\ell_i} \cup \{i\} \end{array}$ 17: 18: 19: else 20wait \leftarrow wait \setminus {*i*} 21:end if case $type_i = PR:$ 22. 23: $PR_{\ell_i} \leftarrow PR_{\ell_i} \cup \{i\}$ 24: $\alpha \leftarrow \alpha \circ e_i$ $pc_i \leftarrow pc_i + 1; \quad type_i \leftarrow \varepsilon; \quad e_i \leftarrow \perp; \quad wait \leftarrow wait \backslash \{i\}$ 25:26:**case** $(type_i = SR) \lor (type_i = C)$: 27: $\alpha \leftarrow \alpha \circ e_i$ 28. $pc_i \leftarrow pc_i + 1;$ $type_i \leftarrow \varepsilon; \quad e_i \leftarrow \perp; \quad wait \leftarrow wait \setminus \{i\}$ 29. case $type_i =$: 30: $done \leftarrow done \cup \{i\}$ end switch 31: 32: end for for all $\ell \in L$ such that $sig_{\ell} \neq \perp$ do if $(|R_{\ell}| = sig_{\ell}.r) \land (|PR_{\ell}| = sig_{\ell}.pr) \land (|W_{\ell}| = sig_{\ell}.w)$ 33: 34: $\beta \leftarrow concat(\bigcup_{i \in W_{\ell} \setminus \{sig_{\ell} \cdot win\}} e_i)$ 35: $\gamma \leftarrow concat(\bigcup_{i \in R_\ell} e_i)$ 36: $\begin{array}{l} \alpha \leftarrow \alpha \circ \beta \circ e_{(sig_{\ell}.win)} \circ \gamma \\ \text{for all } i \in R_{\ell} \cup W_{\ell} \text{ do} \end{array}$ 37: 38:39. $pc_i \leftarrow pc_i + 1; \quad type_i \leftarrow \varepsilon; \quad e_i \leftarrow \bot$ end for 40: $wait \leftarrow wait \backslash (R_\ell \cup W_\ell)$ 41: $sig_{\ell} \leftarrow \perp; \quad R_{\ell}, PR_{\ell}, W_{\ell} \leftarrow \emptyset$ 4243: end if 44. end for 45: **until** $done = \{1, \ldots, n\}$ 46: return α 47: end procedure 48: **procedure** GETSTEP(E,i,pc)49: read E until we have read i - 1 \$ symbols 50: read E until we have read pc # symbols 51: return the string up to before the next # symbol 52: end procedure 53: procedure MAKESIG(s,i)54: suppose s = PRprRrWw55: $sig.pr \leftarrow pr;$ $sig.r \leftarrow r;$ $sig.w \leftarrow w$ 56: $sig.win \leftarrow i$ 57: return sig 58: end procedure

Figure 4-7: Decoding $E = E_{\pi}$ to produce a linearization of (M, \preceq) .

yet know the next steps of some processes. If the decoder knows the next step of process p_i , then it places *i* in *wait*; the idea is that the decoder is waiting to group e_i with some other next steps, which together make up the steps of a minimal unexecuted metastep. For every $\ell \in L$, if $sig_{\ell} \neq \varepsilon$, then sig_{ℓ} contains the signature of an unexecuted write metastep m on ℓ . sig_{ℓ} is a record with four fields, r, w, pr and win. r, w and pr represent the sizes of $reads(m), writes(m) \cup win(m)$, and preads(m),

after $\alpha,$ we mean the next p_i metastep after N

respectively. $sig_{\ell}.win$ is the name of the winner of m. We say $e_{(sig_{\ell}.win)}$ is the winning step on ℓ . R_{ℓ} is a set of processes such that the next step of each process is a read on ℓ , and the process would change its state if it read the value of the winning step on ℓ . W_{ℓ} is a set of processes whose next step is a write to ℓ . PR_{ℓ} is a set of processes that have done their last read step on ℓ in M_n , and such that the read step is contained in a preread metastep, that itself is contained in the preread set of an unexecuted write metastep on ℓ .

Having described the variables of DECODE, we now describe the general aim of these variables. Recall that in Section 4.7.3, we proved several characterizations of the minimal metasteps after a prefix. Suppose that at some point in the execution of DECODE, α is a linearization of some prefix N of (M_n, \leq_n) . Then for any $\ell \in L$, the sets PR_ℓ , R_ℓ and W_ℓ in DECODE represent $preads(N, \ell)$, $readers(N, \ell, v)$ and $wwriters(N, \ell)$, respectively³⁹⁴⁰. Also, if $sig_\ell \neq \perp$, then $sig_\ell.pr$, $sig_\ell.r$ and $sig_\ell.w$ equal |preads(m)|, |reads(m)| and |writes(m)|, respectively, for some write metastep m on ℓ , such that m is the next π_k metastep after N for some $k \in [n]$. In addition, $sig_\ell.win$ equals $\diamond(winner(m))$. The general strategy of DECODE is to use Lemmas 4.7.35 and 4.7.36, which are based on comparing the quantities $|preads(N,\ell)|$, $|readers(N,\ell,v)|$ and $|wwriters(N,\ell)|$ against |preads(m)|, |reads(m)| and |writes(m)|, to decide when $m \in \lambda(N)$.

We now describe the operation of DECODE. Each iteration of the main repeat loop of DECODE consists of two sections, from $\langle 6 - 32 \rangle_{\rm D}$, and from $\langle 33 - 44 \rangle_{\rm D}$. The purpose of the first section is to find the next step of each process, and also to execute some minimal unexecuted *read* and *critical* metasteps. The purpose of the second section is to divide the next steps computed in the first section into groups, such that each group of steps is exactly the steps contained in some minimal unexecuted *write* metastep. Then, $\langle 33 - 44 \rangle_{\rm D}$ also executes these metasteps.

Consider any $i \notin done \cup wait$. That is, p_i is has not finished its exit section, and the decoder does not know its next step. In $\langle 7 \rangle_D$, the decoder computes e_i , using the run α it has already generated and p_i 's transition function $\delta(\cdot, i)$. In $\langle 8 \rangle_D$, the decoder calls the helper function GETSTEP (E, i, pc_i) , which returns the extended type of e_i in p_i 's next metastep. The decoder then switches based on the value of $type_i$.

First consider the case $type_i = \mathbb{W} \langle 10 \rangle_{\mathrm{D}}$, and let ℓ_i be the register e_i writes to $\langle 7 \rangle_{\mathrm{D}}$. Then the decoder adds *i* to W_{ℓ_i} . In addition, if $type_i$ contains a signature sig, the decoder sets sig_{ℓ_i} to MAKESIG $(sig, i) \langle 12 \rangle_{\mathrm{D}}$. If $sig = \mathsf{PR}pr\mathsf{R}r\mathsf{W}w$, where pr, r and *w* are numbers, then MAKESIG(sig, i) sets $sig_{\ell}.win \leftarrow i$ (indicating that p_i is the winner of the metastep corresponding to this signature), $sig_{\ell}.r \leftarrow r, sig_{\ell}.w \leftarrow w$, and $sig_{\ell}.pr \leftarrow pr$.

Next, consider the case $type_i = R$, and let ℓ_i be the register e_i reads. The decoder first checks

 $^{^{39}} preads(N, \ell)$, $readers(N, \ell, v)$ and $wwriters(N, \ell)$ are defined in Definition 4.7.4.

⁴⁰We say that PR_{ℓ}, R_{ℓ} and W_{ℓ} in DECODE represent $preads(N, \ell)$, $readers(N, \ell, v)$ and $wwriters(N, \ell)$, because they may not equal $preads(N, \ell)$, $readers(N, \ell, v)$ and $wwriters(N, \ell)$ at all points in the execution of DECODE. For example, there may be a point in the execution of DECODE when $wwriters(N, \ell) \neq \emptyset$, but $W_{\ell} = \emptyset$, because the decoder has not yet computed the elements of W_{ℓ} yet.

whether $sig_{\ell_i} \neq \perp$. If $sig_{\ell_i} \neq \perp$, the decoder then checks whether the (value of the) winning write step in the metastep corresponding to this signature, namely, step $e_{(sig_{\ell}.win)}$, would cause p_i to change its state $\langle 18 \rangle_{\rm D}$. If so, the decoder adds *i* to R_{ℓ_i} . If either of the checks fails, the decoder removes *i* from *wait*, so that on the next iteration of the decoding loop, the decoder will check whether there exists a possibly different winning step on ℓ_i that will cause p_i to change its state.

Next, consider the case $type_i = PR$, and let ℓ_i be the register e_i reads. e_i is the lone read step in a read metastep m, and so the decoder executes m by appending e_i to $\alpha \langle 24 \rangle_D$. The decoder then increments pc_i , and removes i from wait $\langle 25 \rangle_D$, indicating that it needs to compute a new next step for p_i in the next iteration of the decoding loop. In addition, because $type_i = PR$, then m is the last read metastep containing p_i on ℓ_i in M_n , and so the decoder adds i to $PR_{\ell_i} \langle 23 \rangle_D$.

Next, consider the cases $type_i = SR$ or $type_i = C \langle 26 \rangle_D$. Then e_i is the lone step in a read or critical metastep m, and so the decoder executes m by appending e_i to α . In addition, it removes i from *wait*, and increments pc_i .

Finally, suppose $type_i =$. This indicates that p_i has finished all its steps in M_n . Thus, the decoder adds p_i to done $\langle 30 \rangle_{\rm D}$.

Now, we describe the second section of the decoding loop, between $\langle 33 - 44 \rangle_{\rm D}$. Recall that the goal of this section is to divide the next steps into groups, with each group corresponding to the steps in some minimal unexecuted write metastep. The grouping is based on the register accessed by the next steps. In particular, the decoder iterates over all the registers ℓ for which it knows the signature $\langle 33 \rangle_{\rm D}$. For each ℓ , it checks whether the sizes of R_{ℓ}, W_{ℓ} and PR_{ℓ} match the sizes in $sig_{\ell} \langle 34 \rangle_{\rm D}$. If so, it sets β to be the concatenation, in an arbitrary order, of all the write steps e_i , for $i \in W_{\ell} \setminus \{sig_{\ell}.win\}$. It sets γ to be the concatenation of all read steps e_i , for $i \in R_{\ell}$. Then, it appends $\beta \circ e_{sig_{\ell}.win} \circ \gamma$ to α . We will show in Lemma 4.11.2 that the steps in $\beta \circ e_{sig_{\ell}.win} \circ \gamma$ are precisely the steps of some minimal unexecuted write metastep. The decoder removes $R_{\ell} \cup W_{\ell}$ from $wait \langle 41 \rangle_{\rm D}$, to indicate that it needs to compute next steps for these processes in the next iteration of the decoding loop. It also increments pc_i , for all the processes $i \in R_{\ell} \cup W_{\ell}$. Finally, it resets $sig_{\ell}, R_{\ell}, PR_{\ell}$ and W_{ℓ} .

The decoder performs the decoding loop between $(5 - 45)_D$ until done = [n], indicating that all processes have entered their remainder sections. Then it returns the step sequence α it has constructed. We show in Theorem 4.11.4 that α is a linearization of (M_n, \leq_n) .

4.11 Correctness Properties of the Decoding

In this section, we use several lemmas proven in Section 4.7.3 to show Theorem 4.11.4, which states that $DECODE(E_{\pi})$ outputs a run α that is a linearization (M_n, \leq_n) . This section uses some notation defined in Section 4.7.1.

In the remainder of this section, let ϑ denote an arbitrary execution of $DECODE(E_{\pi})$. Consider any point in ϑ . Then we call a tuple consisting of the values of all the variables of $DECODE(E_{\pi})$ (such as pc_i , for all $i \in [n]$, and R_{ℓ} , for all $\ell \in L$) at that point, a *state* of ϑ . If σ is a state of ϑ and x is a variable of DECODE, then we use $\sigma.x$ to denote the value of x in σ . In the following, when we say that we prove a statement using *induction* on ϑ , we mean that we prove the statement by assuming that it holds in a certain state in ϑ , then showing that it also holds in a state that occurs later in ϑ . Recall that we refer to line x in DECODE by the notation $\langle x \rangle_{\rm D}$. We say that an *iteration* of ϑ is one execution of the loop between $\langle 5 - 45 \rangle_{\rm D}$ in DECODE. We do not necessarily induct over the iterations of ϑ . Rather, we often induct on ϑ at a finer granularity, by considering multiple points within an iteration.

One of the components of a state σ is the step sequence $\sigma.\alpha$ that $DECODE(E_{\pi})$ has built up. The following definition says that σ is *N*-correct if $\sigma.\alpha$ is a linearization of a prefix *N* of (M_n, \leq_n) .

Definition 4.11.1 Consider any state σ in ϑ , and let N be a prefix of (M_n, \preceq_n) . Then we say σ is N-correct if $\sigma.\alpha \in \mathcal{L}(N)$.

The following lemma says that given any state σ of ϑ , σ is *N*-correct, for some prefix *N* of (M_n, \preceq_n) . Thus, $\text{DECODE}(E_{\pi})$ always satisfies a safety condition: it never outputs a step sequence that is not a linearization of a prefix of (M_n, \preceq_n) .

Lemma 4.11.2 (Safety Lemma) Let σ be any state in ϑ . Then there exists a prefix N of (M_n, \leq_n) such that σ is N-correct.

Proof. The main idea of the proof is to use Lemmas 4.7.35 and 4.7.36, to show that each time the decoder appends a set of steps ω to $\sigma.\alpha$, where $\sigma.\alpha$ is a linearization of a prefix N of (M_n, \leq_n) , then ω is exactly the steps in steps(m), for some $m \in \lambda(N)$.

Formally, we use induction on ϑ . Let σ_0 be the state in ϑ at the end of $\langle 4 \rangle_{\rm D}$. Then σ_0 is N_0 correct, for $N_0 = \{ \operatorname{try}_1, \ldots, \operatorname{try}_n \}$. For the inductive step, suppose that σ is *N*-correct, for some prefix *N* of (M_n, \leq_n) , and suppose that after σ , DECODE appends a sequence of steps ω to $\sigma.\alpha$. Then we prove that the set of steps in ω equals the set of steps contained in some minimal unexecuted metastep $m \in \lambda(N)$. From this, it follows that σ' is $(N \cup \{m\})$ -correct, where σ' is the state of ϑ after appending ω . In the remainder of this proof, we often suppress the " σ dot" notation when referring to the value of a variable at a point in ϑ . Rather, we will simply indicate the location at which we consider the value of a variable.

There are three places where DECODE appends steps to α : in $\langle 24 \rangle_{\rm D}$, $\langle 27 \rangle_{\rm D}$, $\langle 37 \rangle_{\rm D}$. First, suppose that DECODE appends a step e_i to α in $\langle 24 \rangle_{\rm D}$ or $\langle 27 \rangle_{\rm D}$. Then we have $type_i \in \{\mathsf{C},\mathsf{PR},\mathsf{SR}\}$. Let $m = \lambda(N, \pi^{-1}(i))$ be the next p_i metastep after N. Since $type_i \in \{\mathsf{C},\mathsf{PR},\mathsf{SR}\}$, we have $type(m) \in \{\mathsf{C},\mathsf{R}\}$, and so by Lemma 4.7.36, we have $m \in \lambda(N)$. Let ϵ be the step that p_i takes in m. Then we have $e_i = \epsilon$, and so $\alpha \circ e_i$ is N'-correct, for $N' = N \cup \{m\}$. Next, suppose DECODE appends a sequence of steps ω to α in $\langle 37 \rangle_{\rm D}$. Then from $\langle 34 \rangle_{\rm D}$, there exists some $\ell \in L$, such that $|W_{\ell}| = sig_{\ell}.w$, $|R_{\ell}| = sig_{\ell}.r$ and $|PR_{\ell}| = sig_{\ell}.pr$. For any process $i \in [n]$, let $e_i = \delta(\alpha, i)$. Also, let $k = sig_{\ell}.win$, and let $m = \lambda(N, \pi^{-1}(k))$. Since sig_{ℓ} contains the signature for m, we see by inspection of the ENCODE algorithm that the following hold:

- 1. p_k is the winner of m.
- 2. e_k is a write step.
- 3. $sig_{\ell} \cdot r = |readers(m)|, sig_{\ell} \cdot pr = |preads(m)|$ and $sig_{\ell} \cdot w = |writers(m) \cup winner(m)|.$

From $\langle 10 - 14 \rangle_{\rm D}$, we see that W_{ℓ} is the set of processes p_i such that e_i is a write step to ℓ , and e_i belongs to a metastep not contained in N. Thus, we have $W_{\ell} = writers(N, \ell)$. Then, since $|W_{\ell}| = sig_{\ell} \cdot w = |writers(m) \cup winner(m)|$, we get that

$$|wwriters(N, \ell)| = |writers(m) \cup winner(m)|.$$

Next, from $\langle 15 - 21 \rangle_{\rm D}$, we see that R_{ℓ} is the set of processes p_i such that e_i is a read step on ℓ , e_i belongs to a metastep not contained in N, and reading value val(m) in ℓ causes p_i to change from its current state $st(\alpha, i)^{41}$. Thus, we have $R_{\ell} = readers(N, \ell, val(m))$. Since $|R_{\ell}| = sig_{\ell} \cdot r =$ |readers(m)|, then we get that

$$|readers(N, \ell, val(m))| = |readers(m)|.$$

Finally, we see from $\langle 23 - 25 \rangle_{\rm D}$ that PR_{ℓ} is the set of processes p_i that have performed a read metastep contained in N, such that the read metastep is contained in the preread set of some write metastep not contained in N. Thus, $PR_{\ell} = preads(N, \ell)$. Since $|PR_{\ell}| = sig_{\ell} \cdot pr = |preads(m)|$, we get that

$$|preads(N, \ell)| = |preads(m)|.$$

Combining this with the earlier facts that $|readers(N, \ell, val(m))| = |readers(m)|$ and $|wwriters(N, \ell)| = |writers(m) \cup winner(m)|$, and applying Lemma 4.7.35, we get that $m \in \lambda(N)$. Thus, letting ω be $\beta \circ e_{sig_{\ell}.win} \circ \gamma$, where β and γ are defined as in $\langle 35 - 36 \rangle_{\rm D}$, we get that $\alpha \circ \omega$ is N'-correct, for $N' = N \cup \{m\}$.

From the above, we have that if α is N-correct, then after DECODE appends a sequence of steps to α , the resulting run is N'-correct, for some prefix $N' \supset N$ of (M_n, \leq_n) . Thus, the lemma holds by induction.

Lemma 4.11.2 showed that if $DECODE(E_{\pi})$ ever appends a sequence of steps to α , then those

⁴¹Note that val(m) is the value written by step $e_{sig_{\ell}}$.win.

steps correspond to the steps in some minimal unexecuted metastep. The next lemma shows a liveness property, that in every iteration of ϑ , $DECODE(E_{\pi})$ does append some steps to α .

Lemma 4.11.3 (Liveness Lemma) Let σ be the state at $\langle 6 \rangle_{\rm D}$ in some iteration of ϑ , and let σ be the state at $\langle 44 \rangle_{\rm D}$ in the same iteration. Then either σ' .done = [n], or $\sigma.\alpha$ is a strict prefix of $\sigma'.\alpha$.

Proof. By Lemma 4.11.2, σ is *N*-correct, for some prefix *N* of (M_n, \leq_n) . Suppose $\sigma'.done \neq [n]$. Then there exists $i \in [n]$ such that $\lambda(N, i) \neq \emptyset$, and so $\lambda(N) \neq \emptyset$. Let $m \in \lambda(N)$, and suppose first that $type(m) \in \{C, R\}$. Let $i \in procs(m)$. Then we see that at $\langle 9 \rangle_D$ after σ , we have $type_i \in \{C, PR, SR\}$, and so in $\langle 24 \rangle_D$ or $\langle 27 \rangle_D$, we have $\alpha \leftarrow \alpha \circ e_i$. Thus, the lemma holds.

Next, suppose that type(m) = W, and let $\ell = reg(m)$ and v = val(m). Then, following the arguments in the proof of Lemma 4.11.2, we have at $\langle 34 \rangle_{\rm D}$ after σ that $R_{\ell} = readers(N, \ell, v), W_{\ell} = wwriters(N, \ell)$, and $PR_{\ell} = preads(N, \ell)$. Also, we have at $\langle 34 \rangle_{\rm D}$ that $sig_{\ell}.r = |readers(m)|$, $sig_{\ell}.w = |writers(m) \cup winner(m)|$ and $sig_{\ell}.pr = |preads(m)|$. Since $m \in \lambda(N)$, then by Lemma 4.7.35, we have $|readers(N, \ell, v)| = |readers(m)|$, $|wwriters(N, \ell)| = |writers(m) \cup winner(m)|$ and $|preads(N, \ell)| = |preads(m)|$. Thus, we have $|W_{\ell}| = sig_{\ell}.w$, $|R_{\ell}| = sig_{\ell}.r$ and $|PR_{\ell}| = sig_{\ell}.pr$ at $\langle 34 \rangle_{\rm D}$, and so in $\langle 37 \rangle_{\rm D}$, DECODE appends $\beta \circ e_{sig_{\ell}}.win \circ \gamma$ to α . Thus, the lemma holds.

Theorem 4.11.4 (Decoding Theorem A) Let α be the output of DECODE. Then α is a linearization of (M_n, \leq_n) .

Proof. By Lemma 4.11.2, $\sigma.\alpha$ is a linearization of some prefix N of (M_n, \leq_n) , for any state σ in ϑ . By Lemma 4.11.3, DECODE continues to append steps to α until done = [n]. We can see that done = [n] precisely when all the metasteps in M_n have been linearized in α . Thus, the final output α of DECODE is a linearization of (M_n, \leq_n) .

4.12 A Lower Bound on the Cost of Canonical Runs

In this section, we use the main theorems shown in Sections 4.6.5, 4.9 and 4.11 to prove that there exists a canonical run α with $\Omega(n \log n)$ cost in the state change cost model. We begin with the following definition.

Definition 4.12.1 Let $\pi \in S_n$ be an arbitrary permutation. Then we define the following.

- 1. Let (M_{π}, \leq_{π}) be any output of CONSTRUCT (π) .
- 2. Let E_{π} be any output of $\text{ENCODE}(M_{\pi}, \preceq_{\pi})$.
- 3. Let α_{π} be any output of $DECODE(E_{\pi})$.

Lemma 4.12.2 (Uniqueness Lemma) Let $\pi_1, \pi_2 \in S_n$, such that $\pi_1 \neq \pi_2$. Then $\alpha_{\pi_1} \neq \alpha_{\pi_2}$.

Proof. By Theorem 4.11.4, α_{π_1} is a linearization of $(M_{\pi_1}, \leq_{\pi_1})$, and α_{π_2} is a linearization of $(M_{\pi_2}, \leq_{\pi_2})$. Thus, by Theorem 4.6.20, processes p_1, \ldots, p_n all enter the critical section in α_{π_1} , and they enter in the order π_1 . p_1, \ldots, p_n also all enter the critical section in α_{π_2} , and they enter in the order π_2 . Thus, since $\pi_1 \neq \pi_2$, then we have $\alpha_{\pi_1} \neq \alpha_{\pi_2}$.

Finally, we prove our main lower bound. It states that for any mutual exclusion algorithm \mathcal{A} , there is a canonical run α of \mathcal{A} , in which each process p_1, \ldots, p_n enters and exits the critical section once, such that the cost of α in the state change cost model is $\Omega(n \log n)$. Recall that \mathcal{C} is the set of canonical runs.

Theorem 4.12.3 (Main Lower Bound) Let \mathcal{A} be any algorithm solving the mutual exclusion problem. Then there exists a $\pi \in S_n$ such that $\alpha_{\pi} \in C$, and $C(\alpha_{\pi}) = \Omega(n \log n)$.

Proof. By Theorem 4.6.21, we have $\alpha_{\pi} \in C$, for all $\pi \in S_n$. Assume for contradiction that the theorem is false. Then for all $\pi \in S_n$, we have $C(\alpha_{\pi}) = o(n \log n)$. Since $|E_{\pi}| = O(C(\alpha_{\pi}))$ by Theorem 4.9.1, then we have $|E_{\pi}| = o(n \log n)$, for all $\pi \in S_n$. Since $2^{o(n \log n)} = o(n!)$ and $|S_n| = n!$, we have $|\{E_{\pi}\}_{\pi \in S_n}| < |S_n|$. Then by the pigeonhole principle, there exists $\pi_1, \pi_2 \in S_n$ with $\pi_1 \neq \pi_2$ such that $E_{\pi_1} = E_{\pi_2}$. Thus, we have

$$\alpha_{\pi_1} = \text{DECODE}(E_{\pi_1}) = \text{DECODE}(E_{\pi_2}) = \alpha_{\pi_2}.$$

But by Lemma 4.12.2, we have $\alpha_{\pi_1} \neq \alpha_{\pi_2}$, which is a contradiction. Thus, there must exist a $\pi \in S_n$ such that $C(\alpha_{\pi}) = \Omega(n \log n)$.

Chapter 5

Conclusions

In this thesis, we studied two fundamental problems in distributed computing. In Chapter 2, we introduced the new problem of gradient clock synchronization. We proved that the clock skew between a pair of nodes depends not only on the distance between the nodes, but also on the size of the network. We showed that even two nodes that are unit distance apart can have $\Omega(\frac{\log D}{\log \log D})$ clock skew, where D is the size of the network. The proof consisted of an adversary iteratively adding skew to a region of the network where skew is highest, while forcing the algorithm not to remove this skew too quickly. In Chapter 3, we presented an efficient and fault tolerant clock synchronization algorithm suitable for wireless networks. Our algorithm combines internal synchronization between the nodes, and external synchronization between the nodes and real time. The algorithm satisfies a relaxed gradient property, where the skew between a pair of nodes is linear in their distance, after an execution stabilizes, and when the nodes have the same latest synchronization information. We argued that this situation is likely to arise in practice. In Chapter 4, we proved a tight $\Omega(n \log n)$ lower bound on the cost of mutual exclusion in the state change cost model. Our proof constructs an execution in which processes "see" each other in an adversarially chosen order. In addition, the execution ensures that each time the algorithm performs O(1) operations, it gains only O(1) bits of information about this ordering.

5.1 Future Work

5.1.1 Clock Synchronization

We conjecture that our lower bound for gradient clock synchronization is nearly tight, and that the correct lower bound is $\Omega(d \log \frac{D}{d})$ for the clock skew between two nodes that are distance d apart in a size D network. If the conjecture is true, how can we go about proving it? Our current proof uses a round based structure, where the algorithm moves first in each round, and "reveals" the parts of the network where it intends to remove skew. Then, the adversary responds, by adding skew to the

places where the skew remains highest. While this construction simplifies our proofs, does it lead to a suboptimal lower bound, and can a more versatile adversary do better? Alternatively, perhaps we can retain the round structure, and modify the adversary's response in each round. Are round based adversaries general? That is, can we prove that the best adversaries, for problems like gradient clock synchronization, always operate in rounds? Such a formalism might reveal connections between clock synchronization, and more "discrete" distributed computing problems, such as mutual exclusion and consensus, and foster an exchange of ideas between the two problem domains.

Another interesting research direction is to consider relaxations or extensions to the GCS problem definition. For example, is there a lower bound for GCS if we only require that each node's logical clock increase by a bounded amount, during any sufficiently long period of time? Such a lower bound would apply to algorithms in which nodes sometimes keep their clocks constant, including the Synch algorithm we presented in Chapter 3. We can also loosen the GCS property to allow nodes to occasionally violate the gradient requirement. However, as we saw in Chapter 3, formalizing such a relaxation can sometimes be difficult. One possibility is to require the skew between any distance d nodes be bounded by f(d), for at least a g(d) fraction of the time in any execution, for some functions f and g. Can we find the best tradeoff between f and g? We can also consider, for each $d \in [1, D]$, a family of functions f_1, f_2, \ldots and g_1, g_2, \ldots , so that the skew between distance d nodes is bounded by $f_i(d)$ part of the time, for every $i = 1, 2 \ldots$ These definitions of GCS may be more useful in practice than our original definition of GCS, though they may also be more difficult to study.

A natural and important open question is to find good gradient clock synchronization algorithms. Until recently, all CSAs produced some executions in which O(1) distance nodes have $\Omega(D)$ clock skew. Basically, the problem in these algorithms is that when a node adjusts its clock value, by up to $\Omega(D)$, it does not coordinate the adjustment with its neighbors. So there exist executions in which one node has adjusted its clock by $\Omega(D)$, but a neighboring node has not, leading to $\Omega(D)$ clock skew between the nodes. The recent algorithm by Locher and Wattenhofer [26] ensures that O(1) distance nodes have $O(\sqrt{D})$ nodes. It basically works by having each node adjust its clock in $O(\sqrt{D})$ increments. Can other adjustment methods lead to algorithms in which O(1) distance nodes have only $O(\log D)$ skew, which we conjecture to be optimal? How complex is such an algorithm? For example, if we apply the algorithm in a line network, is it enough for each node to know the clock values of its neighbors, or does it need a more "global" view including information from faraway nodes?

Several interesting questions arise from the *Synch* algorithm we presented in Chapter 3. The external and gradient accuracy properties we proved assume the network eventually stabilizes. Does *Synch* satisfy any interesting properties if there are always some nodes that crash or recover, perhaps in a random instead of adversarial way? If not, do there exist CSAs with good performance guaran-

tees in random dynamic networks? Can the algorithm take a similar "follow the leader" approach as *Synch*, or will it be more complicated? Another interesting problem is to state more "concretely" when *Synch* satisfies the gradient property. Can we find an expression, or at least a lower bound, for the fraction of time after an execution stabilizes in which a pair of nodes can maintain linear clock skew, in terms of the distance between the nodes, the diameter of the network, μ^S , μ^G , or possibly some other parameters?

5.1.2 Mutual Exclusion

We believe that the information based approach we used to prove an $\Omega(n \log n)$ lower bound for mutual exclusion in the state change cost model can be extended to show the same lower bound in other memory models, such as the cache-coherent and distributed shared memory models. The basic intuition of the proof appears to be the same. The CC and DSM models seem subject to the same overwrite weakness of registers that we used to limit information flow in our current proof. In addition, the visibility graph corresponding to a canonical run still needs to contain a directed chain on all the processes. However, the problem with directly transferring our existing proof to the CC and DSM models is that processes are allowed to busy-wait on several registers at the same time in these models. In addition, if some of the registers being waited on are never written to, then the CC and DSM models may not assign the reads any cost. On the other hand, a straightforward encoding of such an execution uses some bits to record even the unwritten reads. Thus, the length of this encoding is no longer proportional to the cost of the execution, and so a lower bound on the encoding length does not imply a lower bound on the cost of the execution. Addressing this problem might require a variation in our construction step, or the encoding (and decoding) step, or both.

We would also like to extend our informational approach to deal with memory objects other than registers. We believe that with relatively simple modifications to our current construction, we can show tight lower bounds for mutual exclusion in the state change cost model augmented by many of the standard shared memory datatypes, such as CAS, F&I and queues. It would also be interesting to study the costs of non-canonical runs. For example, we can consider runs in which some processes try to enter the critical section multiple times, or runs in which the set of participating processes is not known *a priori*. It can be seen from our proof that since the *average* length of a string to identify an element from a set of size n! is $\Omega(n \log n)$, then the *average* cost of the canonical runs is $\Omega(n \log n)$. Can we prove average case lower bounds for non-canonical runs as well? Also, what is the effect of randomness on mutual exclusion, and can randomness be incorporated into our proof technique? Finally, we would like to study lower bounds for problems beyond mutual exclusion, such as snapshot or renaming. Is information also the key currency in these problems, or are there other forces at work?

Bibliography

- R. Alur and G. Taubenfeld. Results about fast mutual exclusion. In Proceedings of the 13th IEEE Real-time Systems Symposium, pages 12–21. IEEE, 1992.
- [2] James H. Anderson and Yong-Jik Kim. An improved lower bound for the time complexity of mutual exclusion. In PODC '01: Proceedings of the twentieth annual ACM symposium on Principles of distributed computing, pages 90–99, New York, NY, USA, 2001. ACM Press.
- [3] James H. Anderson and Yong-Jik Kim. Nonatomic mutual exclusion with local spinning. In PODC '02: Proceedings of the twenty-first annual symposium on Principles of distributed computing, pages 3–12, New York, NY, USA, 2002. ACM Press.
- [4] James H. Anderson, Yong-Jik Kim, and Ted Herman. Shared-memory mutual exclusion: major research trends since 1986. *Distributed Computing*, 2003.
- [5] T. E. Anderson. The performance of spin lock alternatives for shared-money multiprocessors. *IEEE Trans. Parallel Distrib. Syst.*, 1(1):6–16, 1990.
- [6] Hagit Attiya and Danny Hendler. Time and space lower bounds for implementations using -cas. In *DISC*, pages 169–183, 2005.
- [7] Saâd Biaz and Jennifer L. Welch. Closed form bounds for clock synchronization under simple uncertainty assumptions. *Information Processing Letters*, 80(3):151–157, 2001.
- [8] James E. Burns and Nancy A. Lynch. Bounds on shared memory for mutual exclusion. Information and Computation, 107(2):171–184, 1993.
- [9] Robert Cypher. The communication requirements of mutual exclusion. In SPAA '95: Proceedings of the seventh annual ACM symposium on Parallel algorithms and architectures, pages 147–156, New York, NY, USA, 1995. ACM Press.
- [10] Danny Dolev, Joe Halpern, and H. Raymond Strong. On the possibility and impossibility of achieving clock synchronization. In STOC '84: Proceedings of the sixteenth annual ACM symposium on Theory of computing, pages 504–511, New York, NY, USA, 1984. ACM Press.

- [11] Jeremy Elson, Lewis Girod, and Deborah Estrin. Fine-grained network time synchronization using reference broadcasts. SIGOPS Operating Systems Review, 36(SI):147–163, 2002.
- [12] Rui Fan, Indraneel Chakraborty, and Nancy Lynch. Clock synchronization for wireless networks. In OPODIS 2004: 8th conference on principles of distributed systems, pages 400–414. Springer, 2004.
- [13] Rui Fan and Nancy Lynch. Gradient clock synchronization. In PODC '04: Proceedings of the twenty-third annual ACM symposium on Principles of distributed computing, pages 320–327, New York, NY, USA, 2004. ACM Press.
- [14] Rui Fan and Nancy Lynch. Gradient clock synchronization. Distributed Computing, 18(4):255– 266, 2006.
- [15] Rui Fan and Nancy Lynch. An Ω(n log n) lower bound on the cost of mutual exclusion. In PODC '06: Proceedings of the twenty-fifth annual ACM symposium on Principles of distributed computing, pages 275–284, New York, NY, USA, 2006. ACM.
- [16] C. Fetzer and F. Cristian. Integrating external and internal clock synchronization. Journal of Real-Time Systems, 12(2):123–172, 1997.
- [17] Michael J. Fischer, Nancy A. Lynch, and Michael S. Paterson. Impossibility of distributed consensus with one faulty process. *Journal of the ACM*, 32(2):374–382, 1985.
- [18] Seth Gilbert. Virtual Infrastructure for Wireless Ad Hoc Networks. PhD thesis, MIT, 2007.
- [19] G. Graunke and S. Thakkar. Synchronization algorithms for shared-memory multiprocessors. *IEEE Computer*, 1990.
- [20] Joseph Y. Halpern, Nimrod Megiddo, and Ashfaq A. Munshi. Optimal precision in the presence of uncertaint. *Journal of Complexity*, 1(2):170–196, 1985.
- [21] Prasad Jayanti. A time complexity lower bound for randomized implementations of some shared objects. In PODC '98: Proceedings of the seventeenth annual ACM symposium on Principles of distributed computing, pages 201–210, New York, NY, USA, 1998. ACM Press.
- [22] Dilsun K. Kaynar, Nancy A. Lynch, Roberto Segala, and Frits W. Vaandrager. The Theory of Timed I/O Automata. Morgan and Claypool, 2005.
- [23] Patrick Keane and Mark Moir. A simple local-spin group mutual exclusion algorithm. In PODC '99: Proceedings of the eighteenth annual ACM symposium on Principles of distributed computing, pages 23–32, New York, NY, USA, 1999. ACM Press.

- [24] Leslie Lamport and P. Michael Melliar-Smith. Synchronizing clocks in the presence of faults. Journal of the ACM, 32(1):52–78, 1985.
- [25] Errol Lloyd. Broadcast scheduling for tdma in wireless multihop networks. Handbook of wireless networks and mobile computing, pages 347–370, 2002.
- [26] Thomas Locher and Roger Wattenhofer. Oblivous gradient clock synchronization. In DISC '06: 20th International Symposium on Distributed Computing, pages 520–533, 2006.
- [27] Jennifer Lundelius and Nancy Lynch. An upper and lower bound for clock synchronization. Information and Control, 62:190–204, 1984.
- [28] Lennart Meier and Lothar Thiele. Gradient clock synchronization in sensor networks. Technical report, Computer Engineering and Networks Laboratory, Swiss Federal Institute of Technology Zurich, 2005.
- [29] J. Mellor-Crummey and M. Scott. Algorithms for scalable sychronization on shared-memory multicomputers. ACM Transations on Computer Systems, 1991.
- [30] D. L. Mills. Internet time synchronization: The network time protocol. *IEEE Transactions on Computers*, 39(10):1482–1493, 1991.
- [31] Rafail Ostrovsky and Boaz Patt-Shamir. Optimal and efficient clock synchronization under drifting clocks. In Proceedings of the eighteenth annual ACM symposium on Principles of distributed computing, pages 3–12. ACM Press, 1999.
- [32] Boaz Patt-Shamir and Sergio Rajsbaum. A theory of clock synchronization. In Proceedings of the twenty-sixth annual ACM symposium on Theory of computing, pages 810–819. ACM Press, 1994.
- [33] Hairong Qi, Xiaoling Wang, S. Sitharama Iyengar, and Krishnendu Chakrabarty. Multisensor data fusion in distributed sensor networks using mobile agents. In *Proceedings of the International Conference on Information Fusion*, pages 11–16, 2001.
- [34] Michael Raynal. Algorithms for Mutual Exclusion. The MIT Press, Cambridge, Massachusetts, 1986.
- [35] T. K. Srikanth and Sam Toueg. Optimal clock synchronization. Journal of the ACM, 34(3):626– 645, 1987.
- [36] An swol Hu and Sergio D. Servetto. Algorithmic aspects of the time synchronization problem in large-scale sensor networks. *Mob. Netw. Appl.*, 10(4):491–503, 2005.

- [37] P. Verissimo, L. Rodrigues, and A. Casimiro. Cesiumspray: a precise and accurate global time service for large-scale systems. Technical Report NAV-TR-97-0001, Universidade de Lisboa, 1997.
- [38] Brett Warneke, Matt Last, Brian Liebowitz, and Kristofer S.J. Pister. Smart dust: Communicating with a cubic-millimeter computer. *Computer*, 34(1):44–51, 2001.
- [39] Jennifer Lundelius Welch and Nancy Lynch. A new fault-tolerant algorithm for clock synchronization. Information and Computation, 77(1):1–36, 1988.
- [40] Y.-H. Yang and J. Anderson. A fast, scalable mutual exclusion algorithm. Distributed Computing, 1995.