



High Performance DoD DSP Applications

Robert Bond

Embedded Digital Systems Group

MIT Lincoln Laboratory


23 August 2003

MIT Lincoln Laboratory




Outline


- **DoD High-Performance DSP Applications**
- **Middleware (with some streaming constructs)**
- **Future Directions**
- **Summary**




Embedded Signal Processing Requirements



EMBEDDED PROCESSING REQUIREMENTS WILL REQUIRE TFOPS IN THE 2005-2010 TIME FRAME







Embedded Processing Spectrum

Applications vs. Digital Technology



Programmable Processors





Reconfigurable Computing With FPGAs



ASIC - Standard Cell (Conventional Packaging)



Full Custom VLSI Multi-Chip Modules





- High performance Programmable Signal Processors (PSP) address a wide range of applications
- Efficient Stream Processing is the challenge!





Radar Stream Signal Processing Algorithms

GMTI (STAP) Algorithm




SAR Algorithm



Synthetic Aperture Radar (SAR):	~ 100-1000 GOPS	~ 1-100 s latency
Ground Moving Target Indicator (GMTI)	~ 100-1000 GOPS	~ 0.1-1s latency
Space-Time Adaptive Processing (STAP)	~ 1-100 GOPS	~ 0.01- 0.1s latency



Missile Seeker Stream Video Processing





Outline


- DoD High-Performance DSP Applications
- **Middleware (with some streaming constructs)**
- Some Key Features
- Future Directions
- Summary



Mappable Stream Processing

Decomposable

into Tasks
(computations)
and Conduits
(communications)




Mappable

to different sets
of hardware


Measurable


resource usage of
each mapping

- Each compute stage can be mapped to different sets of hardware and timed






Parallel Vector Library Layered Architecture





Parallel Vector Library Components

	<u>Class</u>	<u>Description</u>	<u>Parallelism</u>
Stream Processing & Control	Stream Vector/Matrix 	Streams organized as matrices or vectors that span multiple processors	Data
	Function 	Performs signal/image processing functions on matrices/vectors (e.g. FFT, FIR, QR)	Data & Task
	Task 	Supports algorithm task decomposition (the nodes in a signal flow diagram) Hierarchical	Task & Pipeline
	Conduit 	Supports stream movement between tasks (interconnection in stream flow graph)	Task & Pipeline
Mapping	Map 	Specifies how Tasks, Streams, and functions are distributed over processors	Data, Task & Pipeline
	Grid 	Organizes processors into a 2D layout (virtual machine model) - Hierarchical	



Some Key Features

- The application stream flow is defined by *tasks* interconnected by *conduits*.
 - Defines an application macro-architecture
Presents opportunities for optimization at construction time
 - Tasks can contain other tasks and conduits
Hierarchy helps to handle complex applications
 - Conduits can reorganize data and handle buffering
Corner turns, multi-rates, different granularities
- *Streams* flow through conduits and are transformed in tasks by *functions*.
 - Streams are resizable with fundamental epochs defined by vector or matrix dimensions. They can be produced and consumed piecemeal.
 - Function implementations specialize based on stream arguments (and maps.)
- All objects are *mappable* and hence implicitly *parallel*.
 - Functionality is map invariant
 - Scalable and portable (virtual machines)
- Re-mapping gives support for fault recovery and for automated performance tuning.




Outline

- DoD High-Performance DSP Applications
- Middleware (stream language prototyping)
- **Future Directions**
- Summary



Future Directions

- **Standardization of parallel signal/image processing middleware:**
 - HPEC-Software Initiative (VSIPL++)
- **Generative programming techniques**
 - Efficient implementation of multi-expression program blocks
 - Breaking the “abstraction barrier” without using streams
- **Extensions of middleware to heterogeneous platforms**
 - FPGAs, DSPs, Microprocessors
- **Run-time optimal mapping**
 - Managing latency, throughput, power,...



Generative Programming Approach:

Expression Templates + Comma Operator

Problem: “Abstraction Boundary”



- Related expressions: Vector/Matrix expressions sharing common variables
$$\text{OUT} = \text{IN} > \text{THRESH}$$
$$\text{THRESH} = 0.9 * \text{THRESH} + 0.1 * \text{IN}$$
- Efficient implementation requires that data used in more than one expression remain in register/cache
- How to do this and maintain high-level API?
 - Hand-coded “for” loop works, but is too low level
 - Expression templates (PETE) can build a compilable expression for a single statement, but cannot span multiple statements

Solution: PETE combined with Comma Operator

- Approach: Use comma operator to build expression list
- PETE Expression list destructor triggers evaluation when semicolon is reached
$$\text{out} = \text{in} > \text{thresh},$$
$$\text{thresh} \&= 0.9 * \text{thresh} + 0.1 * \text{in};$$



Optimal Mapping of Stream Algorithms




Example - Find:
Min(latency | #CPU)
Max(throughput | #CPU)

Example - Use:
Genetic Algorithm
Decision Directed Learning



Predicted and Achieved Latency and Throughput




- Graph Solution selects correct optimal mapping
- Good agreement between predicted and achieved latencies and throughputs




Summary

- **High-performance stream processing for DoD applications requires 100's GOPS in stringent form factors.**
 - Programmable solutions are parallel processors
 - Computational efficiency is paramount
- **Middleware approaches emerging today have attributes of stream languages except:**
 - Lack rigorous formal definitions (and are incomplete)
 - Do not have good compiler support (efficiency issues)
 - BUT: they provide high productivity compared to traditional approaches AND better lifecycle support
- **MIT Lincoln Laboratory is in the business of evaluating new technologies for DoD signal and image processing applications**
 - Middleware, languages,...
 - FPGAs, VLSI, DSP, PCA, ...




PETE Review

Step 1: Operators Form expression



Step 2: '=' operator evaluates expression



PETE ForEach: Recursive descent traversal of expression

- User defines action performed at leaves
- User defines action performed at internal nodes

Translation at compile time



- Template specialization
- Inlining



PETE and the Comma Operator

Step 1: Operators form expression list

out = in > thresh,
thresh = 0.9*thresh + 0.1*in;




Step 2: Expression list destructor triggers expression evaluation

Expression list destructor

Comma orders evaluation from left to right

```
if (isBaseNode)
{
  for (int i=0; i<size; i++)
  {
    forEach(expr, DereferenceLeaf(), OpCombine() );
    forEach(expr, IncrementLeaf(), NullCombine() );
  }
}
```

'=' operator + OpCombine



```
*out = *in1 > *thresh1;
*thresh2 = 0.9 * *thresh3 + 0.1 * *in2;
out++; in1++; thresh1++;
thresh2++; thresh3++; in2++;
```

PETE ForEach changes:

- '=' operator behavior with OpCombine: assign from RHS to LHS
- ',' operator behavior: first evaluate left expression, then evaluate right expression



Scalable Approach


```
#include <Vector.h>
#include <AddPvl.h>

void addVectors(aMap, bMap, cMap) {
    Vector< Complex<Float> > a('a', aMap, LENGTH);
    Vector< Complex<Float> > b('b', bMap, LENGTH);
    Vector< Complex<Float> > c('c', cMap, LENGTH);


    b = 1;
    c = 2;
    a=b+c;

}
```

Single Processor Mapping





Multi Processor Mapping



- Single processor and multi-processor code are the *same*
- *Maps* can be changed without changing software
- High level code is compact



Corner Turn Operation





Anatomy of a PVL Map

