


Investigation of Transactional Memory Using FPGAs

February 2006

Simon Grinberg

Shlomo Weiss

Mapping TM on an FPGA



- Objective: scalable TM


- Challenges:

- DSM interconnect


- Implementing directories

- Support for transaction commit, abort

Implementation



Summary



- Essential FPGA features:
 - Switch fabric with variable latency
 - Softcore processors
 - Availability of development board
- Limitation: 32MB external memory