# Stream Languages and Programming Models


Saman Amarasinghe and William Thies Massachusetts Institute of Technology

> PACT 2003 September 27, 2003

### Schedule


1:30-1:40	Overview (Saman)
1:40-2:20	Stream Architectures (Saman)
2:20-3:00	Stream Languages (Bill)
3:00-3:30	Break
3:30-3:55	Stream Compilers (Saman)
3:55-4:20	Domain-specific
	Optimizations (Saman)
4:20-5:00	Scheduling Algorithms (Bill)

### Timeline: 1960's



- "Stream" (P.J. Landin) 1960
  - Linking Algol 60 and lambda calculus, used for loop histories
- Petri Nets (C.A. Petri) 1966
  - Places, transitions, tokens
- Computation Graphs (Karp, Miller) 1967
  - Graph with firing actors, minimal firing requirements
  - Formulate determinancy, termination, queuing properties


### Timeline: 1970's



#### **Modeling Environments**

- Process Networks (Kahn) 1974
  - Sequential threads communicate with unbounded FIFO's
  - Deterministic
- CSP: Communicating Sequential Processes (Hoare) 1978
  - Sequential threads communicate with rendezvous message-passing
  - Non-deterministic due to guards
- Dataflow languages
  - First version dataflow procedure langauge (Dennis)
  - Lucid (Ashcroft, Wadge), Id (Arvind, Gostelow), VAL (Dennis)
- Functional languages with lazy evaluation for streams
  - lazy evaluator (Henderson, Morris); Sieve of Eratosthenes (Friedman, Wise)

### Timeline: 1980's




#### **Modeling Environments**

Gabriel

- SDF: Synchronous Dataflow (Lee, Messerschmitt) 1987
  - Actors have static, non-uniform rates; firing is atomic and data-driven
  - Allows static scheduling
- Sisal: Streams and Iteration in a Single Assignment Language 1983
  - Adds recursion, finite streams to VAL
  - Implementations on many parallel machines
  - IF1 intermediate format
- Occam 1983
  - Strongly typed procedural language
  - Practical implementation of CSP
- More work on dataflow and functional languages (e.g., M. Broy)

### Timeline: 1990's




- Synchronous Languages: Signal, LUSTRE, etc.
  - Designed for expressiveness, verification moreso than high performance
- Esterel
  - For reactive programming; event-driven and control-oriented
  - Often implemented in either hardware or software
- pH: Parallel Haskell (Nikhil, Arvind, et al.)
  - Combines lazy functional and dataflow philosophies for high performance
- Ptolemy: Heterogeneous Modeling Environment (Lee et al.)
  - Many contributions to formalisms, scheduling, graph-level optimization
- Commercial Environments (Matlab, SPW, COSSAP, ADS, etc.)
  - Becoming increasingly prevalent

### Stream Programming Models

- Prototyping environments
  - Conventional languages
    - Object Oriented
    - Procedural
    - Assembly
  - Stream languages
    - StreamIt
    - Brook
    - Cg

# Actor-Oriented Design in the Ptolemy Project (UC Berkeley)



#### Model of Computation:

- · Messaging schema
- Flow of control
- Concurrency

#### Examples:

- Dataflow
- Process networks
- Synchronous
- · Time triggered
- Discrete-event systems
- Publish & subscribe

Most Ptolemy II models of computation are "actor oriented." But the precise semantics depends on the selected "director," which implements a model of computation.


### Focus on Dataflow (a few variants)

- Computation graphs [Karp & Miller 1966]
- Process networks [Kahn 1974]
- Static dataflow [Dennis 1974]
- Dynamic dataflow [Arvind, 1981]
- K-bounded loops [Culler, 1986]
- Synchronous dataflow [Lee & Messerschmitt, 1986]
- Structured dataflow [Kodosky, 1986]
- PGM: Processing Graph Method [Kaplan, 1987]
- Synchronous languages [Lustre, Signal, 1980's]
- Well-behaved dataflow [Gao, 1992]
- Boolean dataflow [Buck and Lee, 1993]
- Multidimensional SDF [Lee, 1993]
- Cyclo-static dataflow [Lauwereins, 1994]
- Integer dataflow [Buck, 1994]
- Bounded dynamic dataflow [Lee and Parks, 1995]
- Heterochronous dataflow [Girault, Lee, & Lee, 1997]

**...** 

Many tools, software frameworks, and hardware architectures have been built to support one or more of these


## Synchronous Dataflow (SDF) Fixed Production/Consumption Rates



- Schedulable statically
- Decidable:
  - buffer memory requirements
  - deadlock



### Selected Generalizations



# Other Stream-Like Models of Computation (all implemented in Ptolemy II)

- Push/Pull
  - dataflow with disciplined nondeterminism
  - e.g. Click (Kohler, 2001)
- Discrete events
  - data tokens have time stamps
  - e.g. NS
- Continuous time
  - streams are a continuum of values
  - e.g. Simulink
- Synchronous languages
  - sequence of values, one per clock tick
  - fixed-point semantics
  - e.g. Esterel
- Time triggered
  - similar, but no fixed-point semantics
  - e.g. Giotto
- Modal models
  - state machines + stream-like MoCs, hierarchical
  - e.g. Hybrid systems

all of these include a logical notion of time

### Software Legacy of the Ptolemy Project

- Gabriel (1986-1991)
  - Written in Lisp
  - Aimed at signal processing
  - Synchronous dataflow (SDF) block diagrams
  - Parallel schedulers
  - Code generators for DSPs
  - Hardware/software co-simulators
- Ptolemy Classic (1990-1997)
  - Written in C++
  - Multiple models of computation
  - Hierarchical heterogeneity
  - Dataflow variants: BDF, DDF, PN
  - C/VHDL/DSP code generators
  - Optimizing SDF schedulers
  - Higher-order components
- Ptolemy II (1996-2022)
  - Written in Java
  - Domain polymorphism
  - Multithreaded
  - Network integrated and distributed
  - Modal models
  - Sophisticated type system
  - CT, HDF, CI, GR, etc.

Each of these served, first-and-foremost, as a laboratory for investigating design.

- PtPlot (1997-??)
  - Java plotting package
- Tycho (1996-1998)
  - Itcl/Tk GUI framework
- Diva (1998-2000)
  - Java GUI framework

Focus has always been on embedded software.

### Ptolemy II

## Hierarchical component controller modal model Th<region1 && Th >-region1 Th > region2 || Th < -region2 mode=0 dataflow controller

#### Ptolemy II:

Our current framework for experimentation with actor-oriented design, concurrent semantics, visual syntaxes, and hierarchical, heterogeneous design.



http://ptolemy.eecs.berkeley.edu

example Ptolemy II model: hybrid control system

### Implementing High-Performance Streaming Applications

- Modeling environments are good for prototyping, algorithmic optimizations
- However, embedded systems have tight resource constraints:
  - Real-time requirements (throughput, latency)
  - Limited battery life (power)
  - Limited instruction and data memory
- Current practice: re-implement stream algorithm in highperformance language
  - C / assembly
  - C++ runtime system (e.g., Spectrumware)
- New class of "stream languages" aim to raise abstraction level, provide unified development environment
  - StreamIt
  - Brook
  - Cg


### Stream Programming Models


- Prototyping environments
- Conventional languages



- Object Oriented
- Procedural
- Assembly
- Stream languages
  - StreamIt
  - Brook
  - Cg

- Each actor is an object
- Scheduled by pull model






- Each actor is an object
- Scheduled by pull model

```
class FIRFilter extends Stream {
  int N;
  float[] input;
  void getData(float[] output,
                int offset, int length) {
           if (input==null) {
              input = new float[MAX LENGTH];
              source.getData(input, 0, N+length);
           } else
              source.getData(input, N, length);
           for (int i=0; i < length; i++) {
              float sum = 0;
              for (int j=0; j<N; j++)
                       sum = sum + data1[i+j]*h[j][N];
              output[i+offset] = sum;
           for (int i=0; i<N; i++)
              input[i] = input[i+length];
```

Control (Runtime System)






- Each actor is an object
- Scheduled by pull model

```
Control (Runtime System)
```

```
void main() {
    DataSource datasource = new DataSource();
    FIRFilter filter = new FIRFilter(5);
    Display display = new Display();
    filter.source = datasource;
    display.source = filter;
    display.run();
}
```





#### Pro:

- Modular
- Shows structure of graph
- Automatic scheduling

#### Con:

- Overhead of objects
  - Communication is static; don't need virtual dispatch
- Coarse-grained communication
  - Block size is architecture-dependent
  - Obscures fine-grained algorithm
- Overhead of run-time scheduler
  - Lots of method calls
  - Impossible to keep persistent data in registers
- Compiler can't optimize across module boundaries





### Stream Programming Models

- Prototyping environments
- Conventional languages
  - Object Oriented



- Procedural
- Assembly
- Stream languages
  - StreamIt
  - Brook
  - Cg

### Streaming in Procedural Style

```
int N = 5;
int BLOCK_SIZE = 100;
void main() {
  float input[] = new float[N];
  float output[] = new float[BLOCK SIZE];
  int i, j;
  for (i=0; i<N; i++)
          input[i] = getData();
   while (true) {
          for (out=0; i < N; i++, j++)
             step(input, output, i, j);
          int wholeSteps = (BLOCK SIZE-j)/N;
          for (int k=0; k<wholeSteps; k++)
             for (i=0; i<N; i++, j++)
                    step(input, output, i, j);
          for (i=0; j<BLOCK_SIZE; i++, j++)
             step(input, output, i, j);
          displayBlock(output);
```

#### Complicated loop nest

- Statements in loops represent actors
- Circular buffers for data items
- Scheduling done by hand
- Loop bounds adjusted for cache size

### Streaming in Procedural Style

```
int N = 5;
int BLOCK_SIZE = 100;
void main() {
  float input[] = new float[N];
  float output[] = new float[BLOCK SIZE];
  int i, j;
  for (i=0; i<N; i++)
          input[i] = getData();
   while (true) {
          for (out=0; i < N; i++, j++)
             step(input, output, i, j);
          int wholeSteps = (BLOCK SIZE-j)/N;
          for (int k=0; k<wholeSteps; k++)
             for (i=0; i<N; i++, j++)
                    step(input, output, i, j);
          for (i=0; j<BLOCK_SIZE; i++, j++)
             step(input, output, i, j);
          displayBlock(output);
```

#### Pro:

 Better performance than object-oriented style

#### Con:

- Obscures parallelism and communication patterns
- Scheduling and buffer management done by hand
  - Difficult get it right
  - Hard to maintain
  - Impossible for compiler to optimize for given resources
- No modularity
  - Actors are mixed with global variables and control flow
- Hard to visualize computation

### Stream Programming Models

- Prototyping environments
- Conventional languages
  - Object Oriented
  - Procedural




- Assembly
- Stream languages
  - StreamIt
  - Brook
  - Cg

### Streaming in Assembly Code

- Example: Freq band detection
- Used in...
  - metal detector
  - garage door opener
  - spectrum analyzer

#### Source:

Application Report SPRA414 Texas Instruments, 1999



### **DSP Implementation**

```
; Originator: Digital control systems Apps group - Houston
; Target Sys: 'C24x Evaluation Board
; Description: FIR bandpass filter which detects the presence of a
; 500Hz signal. If the tone is detected an LED is
; lit by using the output port. Sampling Frequency
; forced to be 4kHz.
...........
.include f240regs.h
; I/O Mapped EVM Registers
DACO .set 0000h ;Input data register for DACO
DAC1 set 0001h :Input data register for DAC1
DAC2 .set 0002h ;Input data register for DAC2
DAC3 .set 0003h ;Input data register for DAC3
DACUPDATE .set 0004h ;DAC Update Register
; Variable Declarations for B2
.bss GPR0,1 ;General Purpose Register
hee DACOVAL 1 :DACO Channel Value
bas DACIVAL.1 :DAC1 Channel Value
bss DAC2VAL.1 :DAC2 Channel Value
.bss DAC3VAL.1 ;DAC3 Channel Value
; Vector address declarations
RSVECT B START ; Reset Vector
INT1 B PHANTOM ; Interrupt Level 1
INT2 B FIR_ISR ; Interrupt Level 2
INT3 B PHANTOM ; Interrupt Level 3
INT4 B PHANTOM ; Interrupt Level 4
INT5 B PHANTOM ; Interrupt Level 5
INT6 B PHANTOM ; Interrupt Level 6
RESERVED B PHANTOM ; Reserved
SW_INT8 B PHANTOM ; User S/W Interrupt
SW_INT9 B PHANTOM ; User S/W Interrupt
SW INT10 B PHANTOM ; User S/W Interrupt
SW_INT11 B PHANTOM ; User S/W Interrupt
SW INT12 B PHANTOM ; User S/W Interrupt
SW INT13 B PHANTOM ; User S/W Interrupt
SW_INT14 B PHANTOM ; User S/W Interrupt
SW_INT15 B PHANTOM ; User S/W Interrupt
SW INT16 B PHANTOM ; User S/W Interrupt
TRAP B PHANTOM ; Trap vector
NMINT B PHANTOM ; Non-maskable Interrupt
EMU_TRAP B PHANTOM ; Emulator Trap
SW_INT20 B PHANTOM ; User S/W Interrupt
SW_INT21 B PHANTOM ; User S/W Interrupt
SW INT22 B PHANTOM ; User S/W Interrupt
SW INT23 B PHANTOM ; User S/W Interrupt
```

```
: M A T N C O D F - starts here
START: SETC INTM ;Disable interrupts
SPLK #0002h,IMR ;Mask all core interrupts
: evcent TNT?
LACC IFR ;Read Interrupt flags
SACL IFR ;Clear all interrupt flags
CLRC SXM (Clear Sign Extension Mode
CLRC OVM ; Reset Overflow Mode
CLRC CNF ; Config Block BO to Data mem
LDP #00E0h ;DP = 224; Address for
The following line is necessary if a previous program set the PLL
to a different setting than the settings which the application
juses. By disabling the PLL, the CKCR1 register can be modified
; so that the PLL can run at the new settings when it is re-enabled
SPLK #000000001000001b,CKCR0 ;CLKMD=PLL Disable
;SYSCLK=CPUCLK/2
; 5432109876543210
SPLK #000000010111011b,CKCR1
;CLKIN(OSC)=10MHz,CPUCLK=20MHz
;CKCR1 - Clock Control Register 1
;Bits 7-4 (1011)CKINF(3)-CKINF(0) - Crystal or Clock-In Frequency
; Frequency = 10MHz
(Bit 3 (1) PLLDIV(2) - PLL divide by 2 bit
;Bits 2-0 (011) PLLFB(2)-PLLFB(0) - PLL multiplication ratio
; PLL Multiplication Ration = 4
 5432109876543210
SDIK #000000011000011b CKCP0
CLKMD=PLL Enable, SYSCLK=CPUCLK/2
;Bits 7-6 (11) CLKMD(1),CLKMD(0) - Operational mode of Clock
; PLL Enabled; Run on CLKIN on exiting low power mode
;Bits 5-4 (00) PLLOCK(1),PLLOCK(0) - PLL Status, READ ONLY
;Bits 3-2 (00) PLLPM(1),PLLPM(0) - Low Power Mode
;Bit 1 (0) ACLKENA - 1MHz ACLK Enable
;Bit 0 (1) PLLPS - System Clock Prescale Value
; f(sysclk)=f(cpuclk)/2
; 5432109876543210
SDLK #01000000110000000 SASCB :CIXOLL-CDLCLK
;SYSCR - System Control Register
;Bit 15-14 (01) RESET1, RESET0 - Software Reset Bits
: No Action
;Bits 13-8 (000000) Reserved
;Bit 7-6 (11) CLKSRC1,CLKSRC0 - CLKOUT-Pin Source Select
; CPUCLK: CPU clock output mode
;Bit 5-0 (000000) Reserved
SPLK #006Fh, WDCR ; Disable WD if VCCP=5V (JP5 in pos. 2-3)
KICK DOG ; Reset Watchdog
```

```
;- Event Manager Module Reset
;*This is necessary for silicon revsion 1.1; however, for
;-silicon revisions 2.0 and later, this is not necessary
LDP #232 ;DP=232 Data Page for the Event
SPLK #0000h,GPTCON ;Clear General Purpose Timer Control
SPLK #0000h.TlCON ;Clear GP Timer 1 Control
SPLK #0000h.T2CON ; Clear GP Timer 2 Control
SPLK #0000h,T3CON ;Clear GP Timer 3 Control
SPLK #0000h.COMCON ;Clear Compare Control
SPLK #0000h.ACTR ;Clear Full Compare Action Control
SPLK #0000h.SACTR ; Clear Simple Compare Action Control
:Register
SPLK #0000h,DBTCON ;Clear Dead-Band Timer Control
:Penieter
SPLK #0FFFFh,EVIFRA;Clear Interrupt Flag Register A
SPLK #0FFFFh, EVIFRB; Clear Interrupt Flag Register B
SPLK #0FFFFh.EVIFRC; Clear Interrupt Flag Register C
SPLK #0000h, CAPCON ; Clear Capture Control
SPLK #0000h, EVIMRA ; Clear Event Manager Mask Register A
SPLK #0000h.EVIMRB ;Clear Event Manager Mask Register B
SPLK #0000h, EVIMRC ; Clear Event Manager Mask Register (
; End of RESET section for silicon revision 1.1 *
 ; Set up Event Manager Module
TICOMPARE out 2500
T1PERIOD .set 5000 ;Sets up period for 4kHz frequency
LDP #232 ;DP=232, Data Page for Event Manager
Addragono
SPLK #TICOMPARE,TICMPR;Compare value for 50% duty cycle
; 2109876543210
SPLK #0000001010101b.GPTCON
GPTCON - GP Timer Control Register
;Bit 15 (0) T3STAT - GP Timer 3 Status. READ ONLY
;Bit 14 (0) T2STAT - GP Timer 2 Status. READ ONLY
;Bit 13 (0) T1STAT - GP Timer 1 Status. READ ONLY
;Bits 12-11 (00) T3TOADC - ADC start by event of GP Timer 3
; No event starts ADC
;Bits 10-9 (00) T2TOADC - ADC start by event of GP Timer 2
; No event starts ADC
;Bits 8-7 (00) T1TOADC - ADC start by event of GP Timer 1
;Bit 6 (1) TCOMPOE - Compare output enable
; Enable all three GP timer compare outputs
;Bits 5-4 (01) T3PIN - Polarity of GP Timer 3 compare output
; Active Low
;Bits 3-2 (01) T2PIN - Polarity of GP Timer 2 compare output
;Bits 1-0 (01) T1PIN - Polarity of GP Timer 1 compare output
SPLK #T1PERIOD.T1PR ; Period value for 2kHz signal
SPLK #0000h.TlCNT ;Clear GP Timer 1 Counter
SPLK #0000h.T3CNT ;Clear GP Timer 3 Counter
; 5432109876543210
SPLK #000100000000010b,T1CON
```

### Cont.

:T1CON - GP Timer 1 Control Re	gister
;Bits 15-14(00) FREE,SOFT - Em	ulation Control Bits
; Stop immediately on emulation	n suspend
;Bits 13-11(010) TMODE2-TMODE0	- Count Mode Selection
; Continuous-Up Count Mode	
;Bits 10-8 (000) TPS2-TPS0 - I	nput Clock Prescaler
; Divide by 1	
Bit 7 (0) Reserved	
;Bit 6 (0) TENABLE - Timer Enal	ble
; Disable timer operations	
;Bits 5-4 (00) TCLKS1,TCLKS0 -	Clock Source Select
; Internal Clock Source	
;Bits 3-2 (00) TCLD1,TCLD0 - T	imer Compare Register Reload
; Condition	
; When counter is 0	
;Bit 1 (1) TECMPR - Timer comp	
; Enable timer compare operation	on
;Bit 0 (0) Reserved	
; 5432109876543210	
SPLK #00000000000000b,T2CON	
GP Timer 2 - Not Used	
FT2CON - GP Timer 2 Control Re	
;Bits 15-14(00) FREE,SOFT - Em	
; Stop immediately on emulation	
;Bits 13-11(000) TMODE2-TMODE0	- Count Mode Selection
; Stop/Hold	
;Bits 10-8 (000) TPS2-TPS0 - I	nput Clock Prescaler
; Divide by 1	
;Bit 7 (0) TSWT1 - GP Timer 1 : ; Use own TENABLE bit	timer enable bit
;Bit 6 (0) TENABLE - Timer Enal	L1 -
; Disable timer operations	DIE
Bits 5-4 (00) TCLKS1,TCLKS0 -	Clock Source Salect
; Internal Clock Source	Clock Source Select
;Bits 3-2 (00) TCLD1,TCLD0 - T:	imor Company Bogistor Boload
; Condition	imer compare Register Reload
; When counter is 0	
;Bit 1 (0) TECMPR - Timer compa	are enable
; Disable timer compare operat:	
Bit 0 (0) SELTIPR - Period Re	
; Use own period register	gabeer bereet
; 5432109876543210	
SPLK #000000000000000b,T3CON	
GP Timer 3 - Not Used	
:T3CON - GP Timer 3 Control Re	gister
;Bits 15-14(00) FREE,SOFT - Em	
; Stop immediately on emulation	
;Bits 13-11(000) TMODE2-TMODE0	
; Stop/Hold	
;Bits 10-8 (000) TPS2-TPS0 - I	nput Clock Prescaler
; Divide by 1	
;Bit 7 (0) TSWT1 - GP Timer 1	timer enable bit
; Use own TENABLE bit	
;Bit 6 (0) TENABLE - Timer Enal	ble
; Disable timer operations	
;Bits 5-4 (00) TCLKS1,TCLKS0 -	Clock Source Select
; Internal Clock Source	
;Bits 3-2 (00) TCLD1,TCLD0 - T	imer Compare Register Reload
; Condition	
; When counter is 0	
;Bit 1 (0) TECMPR - Timer compa	are enable
; Disable timer compare operat	
;Bit 0 (0) SELT1PR - Period Re	gister select
; Use own period register	

```
; Set up Digital I/O Port
LDP #225 ;DP=225, Data Page to Configure OCRA
; 5432109876543210
SPLK #0011100000001111b,OCRA
;OCRA - Output Control Register A
;Bit 15 (0) CRA.15 - IOPB7
Bit 14 (0) CRA.14 - IOPB6
;Bit 13 (1) CRA.13 - T3PWM/T3CMP
Bit 12 (1) CRA.12 - T2PWM/T2CMP
Bit 11 (1) CRA.11 - T1PWM/T1CMP
;Bit 10 (0) CRA.10 - IOPB2
;Bit 9 (0) CRA.9 - IOPB1
Bit 8 (0) CRA.8 - IOPBO
;Bits 7-4 (0000)Reserved
;Bit 3 (1) CRA.3 - ADCIN8
;Bit 2 (1) CRA.2 - ADCIN9
;Bit 1 (1) CRA.1 - ADCIN1
;Bit 0 (1) CRA.0 - ADCINO
; Set up ADC Module
LDP #224
; 5432109876543210
SPLK #100010010000000b,ADCTRL1
;ADCTRL1 - ADC Control Register 1
;Bit 15 (1) Suspend-SOFT -
; Complete Conversion before halting emulator
;Bit 14 (0) Suspend-FREE -
Operations is determined by Suspend-SOFT
;Bit 13 (0) ADCIMSTART - ADC start converting immediately
; No Action
;Bit 12 (0) ADC2EN - Enable/Disable ADC2
; Disable ADC2
;Bit 11 (1) ADC1EN - Enable/Disable ADC1
; Enable ADC1
Bit 10 (0) ADCCONRUN - ADC Continuous Conversion Mode
; Disable Continuous Conversion
;Bit 9 (0) ADCINTEN - Enable ADC Interrupt
; Mask ADC Interrupt
;Bit 8 (1) ADCINTFLAG - ADC Interrupt Flag
; Clear Interrupt Flag Bit
;Bit 7 (0) ADCEOC - End of Conversion Bit READ ONLY
;Bits 6-4 (000) ADC2CHSEL - ADC2 Channel Select
; Channel 8
;Bits 3-1 (000) ADC1CHSEL - ADC1 Channel Select
; Channel 0
;Bit 0 (0) ADCSOC - ADC Start of conversion bit
; No Action
; 5432109876543210
SPLK #000000000000101b,ADCTRL2
;ADCTRL2 - ADC Control Register 2
;Bits 15-11 (00000)Reserved
;Bit 10 (0) ADCEVSOC - Event Manager SOC mask bit
; Mask ADCEVSOC
;Bit 9 (0) ADCEXTSOC - External SOC mask bit
; Mask ADCEXTSOC
;Bit 8 (0) Reserved
;Bits 7-6 (00) ADCFIFO1 - Data Register FIFO1 Status READ
;Bit 5 (0) Reserved
;Bits 4-3 (00) ADCFIFO2 - Data Register FIFO2 Status READ
;Bits 2-0 (101) ADCPSCALE - ADC Input Clock Prescaler
; SYSCLK Period = 0.1used
; 0.1usec x 16 x 6 = 9.6 usec >= 6usec
```

; Set up DAC Module
;
The DAC module requires that wait states be generated for proper
operation.
LDP #0000h ;Set Data Page Pointer to 0000h, Block B2
SPLK #4h,GPRO ;Set Wait State Generator for
OUT GPRO,WSGR ;Program Space, OWS ;Date Space, OWS
;I/O Space, 1WS
;
; MAIN LINE
;
.sect ".blk0"
XVALUE .word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
.word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
.word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
.word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
.word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
.sect ".blk1"
VALUEIN .word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
.word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
.word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
VALUEOUT .word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
.word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
.word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
.word 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
.data
Coefficients for 500Hz Bandpass filter for 4kHz Sampling Frequency
BCOEFF .word 0000h,0002h,0002h,0001h
.word 0000h,0000h,0000h,0FFFFh
.word 0FFFFh,0000h,0000h,0002h .word 0002h,0FFFFh,0FFF9h,0FFF7h
.word 0002h,007fff1,00fff7h
.word OFFFBh,OFFBCh,OFF90h,OFFA7h
.word 0011h,00A4h,00FDh,00BFh
.word OFFDEh,OFEC3h,OFE2Ah,OFEA7h
.word 0033h,0206h,02Flh,0220h
.word 0FFC2h,0FD19h,0FBD6h,0FD05h
.word 003Ch,03B8h,054Ah,03C5h
.word 0FFD4h,0FBB4h,0F9EAh,0FBADh
.word 0010h,0484h,0660h,0484h
.word 0010h,0FBADh,0F9EAh,0FBB4h .word 0FFD4h,03C5h,054Ah,03B8h
.word 003Ch,0FD05h,0FBD6h,0FD19h
.word 05Ch,0220h,02Flh,0206h
.word 0033h,0FEA7h,0FE2Ah,0FEC3h
.word OFFDEh, OOBFh, OOFDh, OOA4h
.word 0011h,0FFA7h,0FF90h,0FFBCh
.word 0FFFBh,0021h,0025h,0013h
.word 0000h,0FFF7h,0FFF9h,0FFFFh
.word 0002h,0002h,0000h,0000h
.word 0FFFFh,0FFFFh,0000h,0000h
.word 0000h,0001h,0002h,0002h
.word 0000h LEDS .set 000Ch ;I/O Address for LEDS register
WINDOW .set 500 :Number of smpls to check before
reset'q MAX values
.bss LEDSOUT,1 ;Variable for which LEDS to light
.bss MAXIN,1 ;Maximum value input value
.bss MAXOUT,1 ;Maxumum FIR result value
.bss DIFFIN,1 :Maximum Input Value - DC Offset
;(7ffh)
.bss DIFFOUT,1 ;Maximum Output value - DC Offset
;(7ffh)
.bss THRESHOLD1,1 ;Threshold value for 1st LED
.bss THRESHOLD2,1 ;Threshold value for 2nd LED
.bss THRESHOLD3,1 ;Threshold value for 3rd LED .bss THRESHOLD4,1 ;Threshold value for 4th LED
.bss THRESHOLD5,1 ;Threshold value for 5th LED
.bss THRESHOLD6,1 ;Threshold value for 6th LED
.bss THRESHOLD7,1 ;Threshold value for 7th LED
.bss THRESHOLD8,1 ;Threshold value for 8th LED

.bss RESET\_MAX,1 ;Counter to determine when to

#### Source: Application Report SPRA414, Texas Instruments, 1999

### Cont. Cont.

.bss TEMP,1 ;Variable for temporary storage	
of values	
.text	
MAIN LAR AR1, #ADCFIFO1 ; AR1 = ADCFIFO1 address	
LAR AR2, #ADCTRL1 ; AR2 = ADCTRL1 address	
LAR AR3, #BCOEFF ; AR3 = BCOEFF address	
LAR AR5, #LEDS ; AR5 = LEDS Output	
LDP #232	
LACC EVIFRA ; ACC = Event Module Type A Interrupt	
;Flags	
SACL EVIFRA ; EVIFRA = ACC; Clears the current	
;set flags	
SPLK #0080h, EVIMRA ; Enable Timer 1 Period	
; Interrupt	
MAR *, AR2 ; ARP = AR2	
LACC * ;ACC = ADCTRL1	
ADD #1 ;SET BIT FOR SINGLE CONVERSION	
SACL *,0,AR1 ;STARTS ADC CONVERSION	
SBIT1 T1CON, B6_MSK ; Sets Bit 6 of T1CON; Starts	
the timer	
LDP #0 ;DP = 0; Addresses 0000h - 007Fh	
SPLK #0000h, LEDSOUT ; Clear the LEDS	
OUT LEDSOUT, LEDS	
SPLK #0E38h,THRESHOLD1;Q15 value for 1/9	
SPLK #1C71h, THRESHOLD2;Q15 value for 2/9	
SPLK #2AAAh,THRESHOLD3;Q15 value for 3/9	
SPLK #38E3h,THRESHOLD4;Q15 value for 4/9	
SPLK #471Ch, THRESHOLD5;Q15 value for 5/9	
SPLK #5555h,THRESHOLD6;Q15 value for 6/9	
SPLK #638Eh,THRESHOLD7;Q15 value for 7/9	
SPLK #71C7h,THRESHOLD8;Q15 value for 8/9	
SPLK #0000h, MAXIN ; Initialize Maxmimum input	
;value SPLK #0000h,MAXOUT ;Initialize Maximum FIR output	
; value	
SPLK #WINDOW, RESET_MAX ; Initialize the maximum	
SPLK #WINDOW,RESET_MAX ;Initialize the maximum ;reset counter	
SPLK #WINDOW,RESET_MAX ;Initialize the maximum ;reset counter CLRC INIM ;Enable Interrupts	
SPLK #WINDOW,RESET_MAX ;Initialize the maximum ;reset counter	
SPLK #WINDOW,RESET_MAX ;Initialize the maximum }reset counter CLEC INTW Stmable Interrupts WAIT B WAIT ;Wait for interrupt	
SPIL WAINDOW, REST_MAX ;Initialize the maximum ;reset counter CLRC INTM ;Enable Interrupts WAIT B WAIT ;Wait for interrupt ;	
SPLK #WINDOW,RESET_MAX ;Initialize the maximum /reset counter  CLRC INTW ;Enable Interrupts WAIT B WAIT ;Wait for interrupt	
SPIL WINDOW, REST_MAX ;Initialize the maximum   reset counter   CLRC INIM   Enable Interrupts     WAIT   Walt for interrupt     INTERRUPT SERVICE ROUTINES FOR FIR FILTER	
SPIL #WINDOW, RESET_MAX ;Initialize the maximum /reset counter  CLEC INTM ;Enable Interrupts WAIT B WAIT ;Wait for interrupt ; INTERRUPT SERVICE ROUTINES FOR FIR FILTER	
SPLK MNINDOW.REST_MAX ; Initialize the maximum /reset counter CLMC INTW :Enable Interrupts WAIT B WAIT :Wait for interrupt // // INTRRUPT SERVICE ROUTINES FOR FIR FILTER // INTRUPT SERVICE ROUTINES FOR FIR FILTER // INTRUMP SERVICE	
SPIL WRINDOW, REST_MAX ;Initialize the maximum }reset counter CLRC INTM ;Enable Interrupts WAIT B WAIT ;Wait for interrupt  ; INTERRUPT SERVICE ROUTINES FOR FIR FILTER  ; INTERRUPT SERVICE ROUTINES FOR FIR FILTER  FIR LISE LAR AR4, MYAMIDE+100 :AR4 = DATA ADDRESS MAR *,AR1 ;ARP = AR1 = ADCFIFO1 LACC *,0,AR4 ;ACC = ADCFIFO1; ARP = AR4 LDP #0 ;DP = 0	
SPLK WINDOW, REST_MAX ;Initialize the maximum ;reset counter CLBC INTW ;Enable Interrupts WAIT B WAIT :Wait for interrupt; ;; INTERRUPT SERVICE ROUTINES FOR FIR FILTER ;; INTERRUPT SERVICE ROUTINES FOR FIR FILTER  FIR_ISR LAR AR4, HXVALUR-100 ;ARA4 = DATA ADDRESS MAR *,AR1 ;ARP = AR1 = ADCFIFO1 LACC *,0,AR4 ;ACC = ADCFIFO1; ARP = AR4 LDP H0 ;DP = 0 1Addresses 0000h - 007Fh	
SPIK #NINDOW.RESFLMAX ;Initialize the maximum   reset counter   CLRC INTM   Enable Interrupts     WAIT B WAIT   Wait for interrupt	
SPIK WINDOW, REST_MAX ;Initialize the maximum ;reset counter CLBC INTW ;Enable Interrupts MAIT B MAIT ;Wait for interrupt ; ; INTERRUPT SERVICE ROUTINES FOR FIR FILTER ;; INTERRUPT SERVICE ROUTINES FOR FIR FILTER  MAR *,AR1 ;ARP = AR1 = ADCFIFO1 LACC *,0.AR4 ;ACC = ADCFIFO1; ARP = AR4 LDP 80 ;DP = 0 ;Addresses 00000 - 007Fh SACL DACIVAL ;DACIVAL = ADCFIFO1 FFT 87 ;SHIft ADC value 8 places	
SPIK WINDOW, RESET_MAX ; Initialize the maximum   reset counter   CLRC INTM : Enable Interrupts     WAIT B WAIT : Wait for interrupt	
SPIK WINDOW, REST_MAX ;Initialize the maximum ;reset counter CLBC INTW ;Enable Interrupts WAIT B WAIT; Wait for interrupt  :	
SPIK WINDOW, RESET_MAX ; Initialize the maximum   reset counter   CLEC INTW   Enable Interrupts     WAIT   WAIT   WAIT   WAIT   WAIT   WAIT   WAIT     INTERRUPT SERVICE ROUTINES FOR FIR FILTER	
SPIK WINDOW, REST_MAX ;Initialize the maximum /reset counter CLBC INTW ;Enable Interrupts WAIT B WAIT ;Wait for interrupt	
SPIK WINDOW, REST_MAX ; Initialize the maximum   reset counter   CLBC INTW   Smable Interrupts   WAIT B WAIT   Wait for interrupts   WAIT B WAIT   Wait for interrupts   INTERRUPT SERVICE ROUTINES FOR FIR FILTER	
SPIK WINDOW, REST_MAX ;Initialize the maximum ;reset counter CLBC INTW ;Enable Interrupts MAIT B MAIT; Wait for interrupt  :	
SPIK MYNDOW.REST_MAX ;Initialize the maximum /reset counter CLMC INTW ;Enable Interrupts WAIT B WAIT :Wait for interrupt /	
SPIK BNINDOW, RESET_MAX ;Initialize the maximum /reset counter CLBC INTW ;Enable Interrupts MAIT B NAIT; Walt for interrupt	
SPIK MYNDOW.REST_MAX ;Initialize the maximum /reset counter CLMC INTW ;Enable Interrupts WAIT B WAIT ;Wait for interrupt /	
SPIK WINDOW, REST_MAX ;Initialize the maximum /reset counter CLBC INTW ;Enable Interrupts WALT B WALT ;Walt for interrupt	
SPLK MYNDOW, REST_MAX ;Initialize the maximum ;reset counter  CLBC INTW ;Enable Interrupts  WAIT B WAIT ;Wait for interrupt ; INTERRUPT SERVICE ROUTINES FOR FIR FILTER ; INTERRUPT SERVICE ROUTINES FOR FIR FILTER  FIR_ISR LAR AM, BYNALUF-100 ;ARM = DATA ADDRESS  MAR *,AR! ;ARP = AR! = ADCFIFO!  LACC *,0,AR4 ;ACC = ADCFIFO!; ARP =  AR4  LDP BO ;DP = 0  AR4 ;Addresses 0000h - 007Ph  SACL DACIVAL ;DACIVAL = ADCFIFO!  FPH 87 ;Shift ADC value & places ; - Reduce to 8 bit value  SFF; Larger bit values produced ;large results SUB 87Ph ;Subtract the equivalent 8 bit ;DC offset  LDP 804h ;DP = 4; Address 0200h - 027Ph SACL XYALUE ;XVALUE = ADCFIFO! / 256; LACC 80h ;Initialize the ACCUMULATOR MYW 80h ;Initialize the PROD REG RPT 8100 ;Calculate Y MACD BCOEFF* - **Nultiply X with B, and add	
SPIK MINDOW, REST_MAX ;Initialize the maximum /reset counter CLBC INTW ;Enable Interrupts MAIT B MAIT; Walt for interrupt	
SPIK MYNDOW, REST_MAX ;Initialize the maximum ;reset counter  CLBC INTW ;Enable Interrupts  MAIT B MAIT ;Mait for interrupt ; INTERRUPT SERVICE ROUTINES FOR FIR FILTER ; INTERRUPT SERVICE ROUTINES FOR FIR FILTER  FIR_ISR LAR AM4, HXVALUT-100 ;AAM4 = DATA ADDRESS  MAR *,AR1;ARP = AR1 = ADCFIFO1; ARP =  AR4  LDP 80 IDP = 0  JAddresses 00000h - 007Ph SACL DACIVAL ;DACIVAL = ADCFIFO1 RPT #7 ;Shift ADC value & Places ; - Reduce to 8 bit value  SFF; Larger bit values produced ;large results SUB #7Ph ;Subtract the equivalent 8 bit IDC offset  LDC 804 iDP = 4; Address 0200h - 027Ph SACL XVALUE ;XVALUE = ADCFIFO1 / 256; LACC 80h ;Initialize the ACCUMBLATOR MYY 80h ;Initialize the PROD RES RFT #100 /Calculate Y MACD BCOEFF* - 'Multiply X with B, and add APAC ;final accumulation LDP 80	
SPIK MINDOW, REST_MAX ;Initialize the maximum /reset counter CLBC INTW ;Enable Interrupts MAIT B MAIT; Walt for interrupt	
SPIK WINDOW, REST_MAX ;Initialize the maximum /reset counter CLBC INTW ;Enable Interrupts WALT B WALT ;Walt for interrupt	
SPIK MINDOW, RESET_MAN ; Initialize the maximum ; reset counter  CLEC INTW ; Enable Interrupts  MAIT B MAIT ; Wait for interrupt ; INTERRUPT SERVICE ROUTINES FOR FIR FILTER ; INTERRUPT SERVICE ROUTINES FOR FIR FILTER  PIR_ISR LAR AR4, BXVALUE+100 ; AR4 = DATA ADDRESS  MAR *, AR1 ; ARP = AR1 = ADCFIFO1  LACC *, 0, AR4 ; ACC = ADCFIFO1; ARP =  AR4  LDP 80 IDP = 0  JAddresses 00000 - 007Ph  SACL DACUVAL ; DACUVAL = ADCFIFO1  RPT 87 ; Shift ADC value & Places ; - Reduce to 8 bit value  SFF; Larger bit values produced ; large results SUB 87Ph ; Subtract the equivalent 8 bit ; DC offset  LDE 804h ; IDP = 4; Address 0200h - 027Ph SACL XVALUE ; XVALUE ; XVALUE = ADCFIFO1 / 256; LACC 80h ; Initialize the ACCUMULATOR  MPT 80h ; Initialize the PROD REC  RPT 8100 : Calculate Y  MACD BCORF* - Multiply X with B, and add APAC ; final accumulation LDP 80  RPT 87 ; Shift the result 8 places to left SFL	

```
:Multiply the values by 5/4 because the maximum gain is 4/5
LT DACOVAL ; TREG = DACOVAL
MPY #5 ; PREG = DACOVAL * 5
PAC ;ACC = PREG = DACOVAL * 5
SEP :acc = Dacovat. * 5 / 2
SFR ;ACC = DACOVAL * 5 / 4
SACL DACOVAL ;DACOVAL = DACOVAL * 5/4
TACC DACOVAL : ACC - DACOVAL
RPT #3 ;Shift right 4 times
; = 16 bit value to
SFR ;12 bit value because
;DAC is 12bits
ADD #7FFh ;Add DC offset
AND #0FFFh ; Ensure 12 bits
SACL DACOVAL ;Store value for output on the DAC
LDP #7 ;DP=7; Address for 0380h to 03FFh
SACL VALUEOUT ;Store value to find maximum
; value of the output values
LAR AR6.#(VALUEOUT+127-1) ;AR6 = End of VAILE OUT
;buffer
LAR AR7, #126 ;AR7 = 127 - 1; Number of
tralines to move
MAR *, AR6 ; ARP = AR6
SHIFT1 DMOV *-, AR7 ; Move all of the values in
the VALUEOUT
BANZ SHIFT1, *-, AR6 ; Data Buffer to the next
;higher address
LDP #0 ;DP = 0; Addresses 0000h - 007Fh
LACC DACIVAL ;ACC = DACIVAL = Input Value
RPT #3 ;Shift the value to the
right 4 times
SFR ;Convert the value from 16
;bits to 12 bits
SACL DACIVAL ;DACIVAL = 12 bit value for DAC
LDP #6 :DP = 6: Addresses 0300h - 037Fh
SACI. VALUETN : VALUETN - DACIVAL.
LAR AR6, #(VALUEIN+127-1); AR6 = End of VALUE IN
TAP AP7 #126 :AP7 = 127 = 1: Number of
;values to move
MAR *.AR6 ;ARP = AR6
SHIFT2 DMOV *-.AR7 : Move all of the values in
the VALUEIN
BANZ SHIFT2, *-, AR6 ; Data Buffer to the next
;higher address
Outputs the FIR results and the original value
;DACO has the FIR results and DACO has the original value
LDP #0
OUT DACOVAL, DACO ; DACO = DACOVAL; FIR result on
;DAC channel 0
OUT DACIVAL, DAC1 ; DAC1 = DAC1VAL; Input value
on DAC channel 1
OUT DACOVAL DACHDDATE
;Update the values on the DAC
Find the maximum value among VALUEIN and VALUEOUT for the LEDs
LACC RESET MAX ; ACC = RESET MAX
; Max Reset Counter
SUB #1 ;Decrement by 1
SACL RESET MAX ; Store new value for RESET MAX
BCND NO_RESET,GT ; If not WINDOWth value, don't
reset counter
SPLK #WINDOW.RESET MAX
Else reset the max reset counter
SPLK #0000h.MAXIN ; Reset the MAXIN value
SPLK #0000h.MAXOUT ; Reset the MAXOUT value
NO_RESET LAR AR6, #VALUEIN ; AR6 = VALUEIN; Beginning of
```

```
LAR AR7,#127 ;AR7 = 128 - 1; Counter to find
;max value in
MAR *, AR6 ; ARP = AR6
FIND MAXIN LACC *+,0,AR7 ;ACC = Value pointed by AR6
SUB MAXIN ; Subtract MAXIN
BCND RESUME1, LEQ ; If the value results in a
:walue less than O
then the value is smaller;
than MAXIN, else the
; value is larger than MAXIN
ADD MAXIN ;ACC = Value pointed by AR6
SACL MAXIN ;Store new MAXIN value
RESUME1 BANZ FIND MAXIN. *-. AR6 ; If smaller than MAXIN.
decrement loop counter
(AR7), move to next value in
;buffer
LAR AR7,#127 ;Since VALUEIN buffer is
adjacent to ;VALUEOUT buffer, only AR7
;needs to be reset
;ARP is already AR6
FIND_MAXOUT LACC *+,0,AR7 ;ACC = Value pointed by AR6
SUB MAXOUT ;Subtract MAXOUT
BCND RESUME2.LEO ; If the value results in a
;value less than 0,
;then the value is smaller than
;MAXOUT, els
the value is larger than
TUOXAM;
ADD MAXOUT ; ACC = Value pointed by AR6
SACL MAXOUT ;Store new MAXOUT value
RESUME2 BANZ FIND MAXOUT. *-. AR6 ; If smaller than MAXOUT.
;dec loop counter (AR7).
;The following section determines if the value meets the threshold
;requirement
LDP #0 ;DP = 0; Addresses 0000h to 007Fh
:All variables used are in B2
;Need to remove the DC offset because if the FIR result is 0 it will
; equal 7ffh which is already 50% of the maximum input value
LACC MAXIN ; ACC = MAXIN
SUB #7FFh ;Subtract the DC offset
SACL DIFFIN ; DIFFIN = MAXIN - 7ffh
LACC MAXOUT ; ACC = MACOUT
SUB #7FFh ;Subtract the DC offset
SACL DIFFOUT ; DIFFOUT = MAXOUT - 7ffh
;Check if the output exceeds the middle threshold value. THRESHOLD4
LT DIFFIN ;TREG = DIFFIN
TH4 MPY THRESHOLD4 ; PREG = DIFFIN * THRESHOLD4
PAC ; ACC = PREG
SACH TEMP,1 ;TEMP = ACC*2; Shift to remove
extra sign bit
LACC TEMP ; ACC = TEMP
SUB DIFFOUT ; Subtract DIFFOUT
BCND ABOVE4.LT ; If DIFFOUT is greater than
;TEMP, then the FIR result is
greater than VALUEIN * THRESHOLD4,
;else, it is below THRESHOLD4 value
Output is below THRESHOLD4. Check if above THRESHOLD2
BELOW4 LT DIFFIN
TH2 MPY THRESHOLD2
SACH TEMP.1
LACC TEMP
BCND ABOVE2.LT
Output is below THRESHOLD4 & THRESHOLD2. Check if above THRESHOLD1
BELOW2 LT DIFFIN
THI MOV THRESHOLDI
SACH TEMP, 1
LACC TEMP
SUB DIFFOUT
```

BCND ABOVE1.LT

#### Source: Application Report SPRA414, Texas Instruments, 1999

### Cont. Cont. Cont.

```
;Output is below THRESHOLD4, THRESHOLD2, & THRESHOLD1. Turn off LEDS
BELOW1 SPLK #0000h.LEDSOUT
B OUTLEDS
Output is below THRESHOLD4, THRESHOLD2, but above THRESHOLD1. Turn
ABOVE1 SPLK #0001h, LEDSOUT
Output is below THRESHOLD4, but above THRESHOLD2. Check if above
ABOVE2 LT DIFFIN
TH3 MPY THRESHOLD3
SACH TEMP.1
LACC TEMP
BCND ABOVE3.LT
Output is below THRESHOLD4 and THRESHOLD3, but above THRESHOLD2.
BELOW3 SPLK #0003h.LEDSOUT
B OUTLEDS
;Output is below THRESHOLD4, but above THRESHOLD3 and THRESHOLD2.
:Turn on DS1-DS3
ABOVE3 SPLK #0007h, LEDSOUT
B OUTLEDS
Output is above THRESHOLD4. Check if above THRESHOLD6
ABOVE4 LT DIFFIN
TH6 MPY THRESHOLD6
SACH TEMP,1
LACC TEMP
SUB DIFFOUT
Output is above THRESHOLD4, but below THRESHOLD6. Check if above ;THRESHOLD5.
BELOW6 LT DIFFIN
TH5 MPY THRESHOLD5
SACH TEMP,1
LACC TEMP
SUB DIFFOUT
BCND ABOVE5,LT
Output is above THRESHOLD4, but below THRESHOLD6 & THRESHOLD5. Turn
BELOW5 SPLK #000Fh, LEDSOUT
B OUTLEDS
Output is above THRESHOLD4 & THRESHOLD5, but below THRESHOLD6.
Turn on DS1-DS5
ABOVE5 SPLK #001Fh, LEDSOUT
;Output is above THRESHOLD4 & THRESHOLD6. Check if above THRESHOLD8.
ABOVE6 LT DIFFIN
TH8 MPY THRESHOLD8
SACH TEMP,1
LACC TEMP
SUB DIFFOUT
BCND ABOVE8,LT
Output is above THRESHOLD4 & THRESHOLD6, but below THRESHOLD8.
Check if above THRESHOLD7.
TH7 MPY THRESHOLD7
SACH TEMP,1
LACC TEMP
SUB DIFFOUT
```

```
;Output is above THRESHOLD4 & THRESHOLD6, but below THRESHOLD8 &
;THRESHOLD7. Turn on DS1-DS6
BELOW7 SPLK #003Fh,LEDSOUT
Output is above THRESHOLD4, THRESHOLD6, & THRESHOLD7, but below
;THRESHOLD8. Turn on ;DS1-DS7
ABOVE7 SPLK #007Fh, LEDSOUT
B OUTLEDS
Output is above THRESHOLD4, THRESHOLD6, & THRESHOLD8. Turn on
;DS1-DS8
ABOVE8 SPLK #00FFh.LEDSOUT
OUTLEDS OUT LEDSOUT, LEDS ; Turn on the LEDS
RESTART_ADC MAR *,AR2 ;ARP = AR2
LACC * ; ACC = ADCTRL1
ADD #1h ;Set bit to restart the ADC
SACL * ;Start converting next value
LDP #232
LACC EVIFRA ;Clear the flag register of
Event Manager
CLRC INTM ; ENABLE INTERRUPTS
RET ; Return to main line
; I S R - PHANTOM
; Description: Dummy ISR, used to trap spurious interrupts.
; Modifies:
; Last Update: 16-06-95
PHANTOM B PHANTOM
```

### DSP Implementation (Excerpt)

```
;The following section determines if the value meets the threshold
;requirement
LDP \#0; DP = 0; Addresses 0000h to 007Fh
:All variables used are in B2
:Need to remove the DC offset because if the FIR result is 0 it will
;equal 7ffh which is already 50% of the maximum input value
LACC MAXIN :ACC = MAXIN
SUB #7FFh ;Subtract the DC offset
SACL DIFFIN; DIFFIN = MAXIN - 7ffh
LACC MAXOUT :ACC = MACOUT
SUB #7FFh ;Subtract the DC offset
SACL DIFFOUT ; DIFFOUT = MAXOUT - 7ffh
;Check if the output exceeds the middle threshold value, THRESHOLD4
LT DIFFIN ;TREG = DIFFIN
TH4 MPY THRESHOLD4 ;PREG = DIFFIN * THRESHOLD4
PAC : ACC = PREG
SACH TEMP,1 ;TEMP = ACC*2; Shift to remove
;extra sign bit
LACC TEMP ; ACC = TEMP
SUB DIFFOUT :Subtract DIFFOUT
BCND ABOVE4,LT; If DIFFOUT is greater than
;TEMP, then the FIR result is
;greater than VALUEIN * THRESHOLD4,
;else, it is below THRESHOLD4 value
;Output is below THRESHOLD4. Check if above THRESHOLD2
BELOW4 LT DIFFIN
TH2 MPY THRESHOLD2
PAC
```

Source: Application Report SPRA414, Texas Instruments, 1999

### Streaming in Assembly Code

- Pro: Fast!
- Con:
  - Extremely tedious, costly, and error-prone
  - Not portable between architectures
  - Very hard to maintain
    - Move center frequency from 500 Hz to 1200 Hz?
    - According to TI, in the conventional design flow:
      - Redesign filter in MATLAB
      - Cut-and-paste values to EXCEL
      - Recalculate the coefficients
      - Update the assembly code
    - Will address this issue again later today, in section on Domain Specific Optimizations

### Stream Languages to the Rescue

- Goals of a stream language:
  - Expose parallelism
  - Expose communication patterns
  - Encapsulate common idioms
    - Autonomous filters
    - Circular buffers



Improve BOTH performance and programmer productivity

Vision:

A unified, high-level programming environment that achives the performance of hand-coded assembly

### Stream Programming Models

- Prototyping environments
- Conventional languages
  - Object Oriented
  - Procedural
  - Assembly
- Stream languages




- StreamIt
- Brook
- Cg


### The StreamIt Language

- A high-level, architecture-independent language for streaming applications
- Current focus domain: Synchronous Dataflow
- Contributions
  - Language Design, Structured Streams, Buffer Management (CC 2002)
  - Exploiting Wire-Exposed Architectures (ASPLOS 2002)
  - Scheduling of Static Dataflow Graphs (LCTES 2003)
  - Domain Specific Optimizations (PLDI 2003)

### Representing Streams


- Conventional wisdom: streams are graphs
  - Graphs have no simple textual representation
  - Graphs are difficult to analyze and optimize
- Insight: stream programs have structure





### Structured Streams

Hierarchical structures:



Basic programmable unit: Filter




#### Freq band detection in StreamIt

```
void->void pipeline FrequencyBand {
 float sFreq = 4000;
 float cFreq = 500/(sFreq*2*pi);
 float wFreq = 100/(sFreq*2*pi);
                                                                     A/D
 add D2ASource(sFreq);
 add BandPassFilter(1, cFreq-wFreq,
                                                                  Band pass
                     cFreq+wFreq, 100);
 add splitjoin {
                                                                   Duplicate
   split duplicate;
   for (int i=0; i<4; i++) {
     add pipeline {
                                                                        Detect
                                                                                   Detect
                                                   Detect
                                                              Detect
       add Detector(i/4);
       add LEDOutput(i);
                                                    LED
                                                                                    LED
                                                               LED
                                                                          LED
   join roundrobin(0);
```


#### Freq band detection in StreamIt

```
void->void pipeline FrequencyBand {
 float sFreq = 4000;
 float cFreq = 500/(sFreq*2*pi);
 float wFreq = 100/(sFreq*2*pi);
                                                                      A/D
 add D2ASource(sFreq);
  float->float pipeline BandPassFilter(float gain, float ws,
                           float wp, int num) {
             add LowPassFilter(1, wp, num);
                                                                    Low pass
             add HighPassFilter(gain, ws, num);
                                                                    High pass |
 add splitjoin {
                                                                    Duplicate
   split duplicate
   for (int i=0; i<4; i++) {
     add pipeline {
                                                                                    Detect
                                                    Detect
                                                               Detect
                                                                         Detect
       add Detector(i/4);
       add LEDOutput(i);
                                                     LED
                                                                                     LED
                                                                LED
                                                                           LED
   join roundrobin(0);
```


```
float->float filter LowPassFilter (int N, float freq) {
  float[N] weights;
  init {
     weights = calcWeights(N, freq);
   }
  work push 1 pop 1 peek N {
     float result = 0;
     for (int i=0; i<weights.length; i++) {
        result += weights[i] * peek(i);
     push(result);
     pop();
```




```
float->float filter LowPassFilter (int N, float freq) {
  float[N] weights;
  init {
     weights = calcWeights(N, freq);
   }
  work push 1 pop 1 peek N {
     float result = 0;
     for (int i=0; i<weights.length; i++) {
        result += weights[i] * peek(i);
     push(result);
     pop();
```




```
float->float filter LowPassFilter (int N, float freq) {
  float[N] weights;
  init {
     weights = calcWeights(N, freq);
   }
  work push 1 pop 1 peek N {
     float result = 0;
     for (int i=0; i<weights.length; i++) {
        result += weights[i] * peek(i);
     push(result);
     pop();
```



```
float->float filter LowPassFilter (int N, float freq) {
  float[N] weights;
  init {
     weights = calcWeights(N, freq);
   }
  work push 1 pop 1 peek N {
     float result = 0;
     for (int i=0; i<weights.length; i++) {
        result += weights[i] * peek(i);
     push(result);
     pop();
```




```
float->float filter LowPassFilter (int N, float freq) {
  float[N] weights;
  init {
     weights = calcWeights(N, freq);
   }
  work push 1 pop 1 peek N {
     float result = 0;
     for (int i=0; i<weights.length; i++) {
        result += weights[i] * peek(i);
     push(result);
     pop();
```




# Why Structured Streams?

Compare to structured control flow



GOTO statements



If / else / for statements


Tradeoff:

PRO: - more robust - more analyzable

CON: - "restricted" style of programming


#### Structure Helps Programmers

- Modules are hierarchical and composable
  - Each structure is single-input, single-output



- Encapsulates common idioms
- Good textual representation
  - Enables parameterizable graphs


# N-Element Merge Sort (3-level)




# N-Element Merge Sort (K-level)

```
pipeline MergeSort (int N, int K) {
    if (K==1) {
        add Sort(N);
    } else {
        add splitjoin {
            split roundrobin;
            add MergeSort(N/2, K-1);
            add MergeSort(N/2, K-1);
            joiner roundrobin;
    add Merge(N);
```


- Enables local, hierarchical analyses
  - Scheduling
  - Optimization
  - Parallelization
  - Load balancing




- Enables local, hierarchical analyses
  - Scheduling
  - Optimization
  - Parallelization
  - Load balancing





#### Examples:






- Enables local, hierarchical analyses
  - Scheduling
  - Optimization
  - Parallelization
  - Load balancing
- Examples:






- Enables local, hierarchical analyses
  - Scheduling
  - Optimization
  - Parallelization
  - Load balancing




- Disallows non-sensical graphs
- Simplifies separate compilation
  - All blocks single-input, single-output


# CON: Restricts Coding Style

- Some graphs need to be re-arranged
- Example: FFT







#### Example: FM Radio with Equalizer




#### Example: Vocoder



## Example: GSM decoder




### Example: 3GPP Physical Layer



## Control Messages

- Structures for regular, high-bandwidth data
- But also need a control mechanism for irregular, low-bandwidth events



- Change volume on a cell phone
- Initiate handoff of stream
- Adjust network protocol

# Supporting Control Messages

Option 1: Embed message in stream

PRO: - message arrives with data

CON: - complicates filter code

- complicates structure


- runtime overhead



PRO: - delivery transparent to user


CON: - timing is unclear

- limits parallelism



# StreamIt Messaging System

Looks like method call, but semantics differ



# StreamIt Messaging System

Looks like method call, but semantics differ


```
TargetFilter x;
work {
...
if (lowVolume())
x.raiseVolume(10) at 100;
}

No return value


Asynchronous delivery
```


- Can broadcast to multiple targets
- Timed relative to data
  - User gains precision; compiler gains flexibility

A sends message to B with zero latency




Architectures, Languages, and Compilers for the Streaming Domain PACT 2003 Tutorial - Saman Amarasinghe, William Thies - MIT CSAIL






A sends message to B with zero latency




Architectures, Languages, and Compilers for the Streaming Domain PACT 2003 Tutorial - Saman Amarasinghe, William Thies - MIT CSAIL


A sends message to B with zero latency




Architectures, Languages, and Compilers for the Streaming Domain PACT 2003 Tutorial - Saman Amarasinghe, William Thies - MIT CSAIL





A sends message to B with zero latency





67













#### Message Timing

A sends message to B with zero latency




#### Message Timing

A sends message to B with zero latency




Latency of N means:

Message attached to wavefront that sender sees in N executions




Architectures, Languages, and Compilers for the Streaming Domain PACT 2003 Tutorial - Saman Amarasinghe, William Thies - MIT CSAIL

- Latency of N means:
  - Message attached to wavefront that sender sees in N executions
- Examples:
  - $A \rightarrow B$ , latency 1



- Latency of N means:
  - Message attached to wavefront that sender sees in N executions
- Examples:
  - A  $\rightarrow$  B, latency 1




#### Latency of N means:

 Message attached to wavefront that sender sees in N executions

#### Examples:

- A  $\rightarrow$  B, latency 1
- B  $\rightarrow$  A, latency 25




Latency of N means:

Message attached to wavefront that sender sees in N executions

#### Examples:

- $A \rightarrow B$ , latency 1
- B  $\rightarrow$  A, latency 25



#### Rationale

- Better for the programmer
  - Simplicity of method call
  - Precision of embedding in stream
- Better for the compiler
  - Program is easier to analyze
    - No code for timing / embedding
    - No control channels in stream graph
  - Can reorder filter firings, respecting constraints
  - Implement in most efficient way

#### StreamIt Language Summary

- High-level, machine-independent stream language
  - Structured streams for high-bandwidth dataflow
  - Messaging system for control
  - Working on new dynamic constructs
- Compiler-conscious language design can improve both programmability and performance

#### Stream Programming Models

- Prototyping environments
- Conventional languages
  - Object Oriented
  - Procedural
  - Assembly
- Stream languages
  - StreamIt



- Brook
- Cg

## The Brook Language (Stanford)

- Also an architecture-independent stream language
  - Evolved out of StreamC / KernelC, which targets Imagine

StreamIt	<b>Brook/StreamC</b>
Think structured synchronous data flow	Think pointer-less C, with embedded dataflow graphs instead of loop nests
Single stream graph	Multiple stream graphs, surrounded by C-subset
Streams are infinite length	Streams are finite length
Static rates	Dynamic rates
"Filters" can have state, may require sequential processing	"Kernels" must be state-less, allow parallel processing
Designed by compiler people, clean but more constrained	Designed by application and architecture people, rough but more expressive

#### Stream Programming Models

- Prototyping environments
- Conventional languages
  - Object Oriented
  - Procedural
  - Assembly
- Stream languages
  - StreamIt
  - Brook




Cg


## The Cg language (NVIDIA)

- Cg is both a language and a system
  - Cg language is for writing stream kernels
  - Cg system targets graphics hardware
- Developed by NVIDIA
  - In collaboration with Microsoft
  - Runs on lots of hardware (not just NVIDIA's)
- Widely deployed
  - Shipping for over a year
  - Anyone can download it
- Lots of information available:
  - Cg language specification via download
  - Cg tutorial buy on amazon.com
  - Paper in SIGGRAPH 2003

#### GPUs are now programmable



## Programmable units in GPUs are stream processors



- The programmable unit executes a computational kernel for each input element
- Streams consist of ordered elements

#### Design Decisions in Cg

- Cg: C for graphics
  - Like C, directly map to underlying hardware
  - General purpose (not just a shading language)
- A program for each pipeline stage
  - Alternative: write one program and have compiler do the partitioning
  - Chose to separate at programmer level to guarantee valid mapping; e.g., for outer-level control dependences
- A language for expressing stream kernels
  - Unlike StreamIt/Brook, does not express high-level connections in stream graph
  - Instead, write kernels for hardware resources and use connections of hardware
  - Use auxiliary namespace (bind-by-name) as dataflow interface between vertex and fragment processors

### Cg language example

```
objectPosition: POSITION,
void simpleTransform(float4
                           color
                    float4
                                           : COLOR,
                    float4 decalCoord
                                           : TEXCOORDO,
                out float4 clipPosition
                                           : POSITION,
                out float4 Color
                                           : COLOR,
                out float4 oDecalCoord
                                           : TEXCOORDO,
            uniform float brightness,
            uniform float4x4 modelViewProjection)
  clipPosition = mul(modelViewProjection, objectPosition);
  oColor = brightness * color;
 oDecalCoord = decalCoord;
```

## How should system support different levels of HW?

NV20 R300 NV40 NV50 ... ?

- HW capabilities change each generation
  - Data types
  - Support for branch instructions, ...
- We expect this problem to persist
  - Future GPUs will have new features
- Mandate exactly one feature set?
  - Must strand older HW or limit newer HW

## Two options for handling HW differences

- Emulate missing features?
  - Too slow on GPU
  - Too slow on CPU, especially for fragment HW
- Expose differences to programmer?
  - They chose this option
  - Differences exposed via subsetting
  - A profile is a named subset
  - Cg supports function overloading by profile

# Cg is closely related to other recent languages

- Microsoft HLSL
  - Largely compatible with Cg
  - NVIDIA and Microsoft collaborated
- OpenGL ARB shading language
- All three languages are similar
  - Overlapping development
  - Extensive cross-pollination of ideas
  - Designers mostly agreed on right approach
- Systems are different

#### Summary

- There are many prototyping environments for streaming applications
- However, industry still relies on C, C++, and assembly code for implementations
  - Tedious, costly, error-prone
- Stream languages have potential to improve both performance and programmability
  - Expose communication patterns
  - Expose parallelism
  - Encapsulate common idioms
- Examples: StreamIt, Brook, Cg