

6.189 IAP 2007

Recitation 5

Cell Profiling Tools

Agenda

- Cell Simulator Overview
- Dynamic Profiling Using Counters
- Instruction Scheduling

Cell Simulator Highlights

- Full system simulator can help in debugging and performance optimization
 - Uni-Cell and multi-Cell simulation
 - GUI user Interfaces
 - Cycle accurate SPU simulation
 - Facility for tracing and viewing simulation events
- Note: does not accurately model communication cost


Run Cell Simulator

- Launch simulator GUI interface

```
% export SYSTEMSIM_TOP=/opt/ibm/systemsim-cell  
    /opt/ibm/systemsim-cell/bin/systemsim -g &
```


- Then click "go"

Main GUI Interface



Simulated Linux Environments

- Simulated Linux shell as if running on Cell hardware



```
root@(none):~ (on haldi)
SPE 0 has LS + offset of f7fa2080
SPE 1 has LS + offset of f7762000
SPE 0 received buffer "Good morning!"
Last SPE has received buffer of Guten Morgen!
New modified buffer is Bon jour!
[root@(none) ~]# ./dist
Generated random points
Calculating
Done
Correct results
[root@(none) ~]# ./dist
Generated random points
Calculating
Done
Correct results
[root@(none) ~]# ./dist
Generated random points
Calculating
Done
Correct results
[root@(none) ~]#
```

Simulated and Native Linux Interoperability

- Simulated Linux has its own file system
- Files can be transferred between the native file system and the simulated file system using the **callthru** utility
- Example: transfer and execute a C program

```
% callthru /tmp/hello-world > hello-world
% chmod u+x hello-world
% ./hello-world
```

Debugging

- View machine state

mysim/SPE1: Core									
REG0	0x00000088000000000000000000000000				REG64	0x00000000000000000000000000000000			
REG1	0x00003F5000003F5000003F5000003F50				REG65	0x00000000000000000000000000000000			
REG2	0x00000001000000000000000000000000				REG66	0x00000000000000000000000000000000			
REG3	0x00000001000000000000000000000000				REG67	0x00000000000000000000000000000000			
REG4	0x00001200000000000000000000000000				REG68	0x00000000000000000000000000000000			
REG5	0xD0000000000000000000000000000000				REG69	0x00000000000000000000000000000000			
REG6	0x00000000000000000000000000000000				REG70	0x00000000000000000000000000000000			
REG7	0x00000000000000000000000000000000				REG71	0x00000000000000000000000000000000			
REG8	0x0000007800000000780000007800000078				REG72	0x00000000000000000000000000000000			
REG9	0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF				REG73	0x00000000000000000000000000000000			
REG10	0x0000000400000000040000000400000004				REG74	0x00000000000000000000000000000000			
REG11	0x0000000000000000040000000400000004				REG75	0x00000000000000000000000000000000			
REG12	0x00000000000000000000000000000000				REG76	0x00000000000000000000000000000000			
REG13	0x00000028000000002800000028000000280				REG77	0x00000000000000000000000000000000			
REG14	0xD000000000000000042000000000000000				REG78	0x00000000000000000000000000000000			
REG15	0x00042000000000000000000000000000				REG79	0x00000000000000000000000000000000			
REG0	0x00000038000000000000000000000000				REG64	0x00000000000000000000000000000000			
136	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0
2.88591e-312		0		0		0		0	
FPCR	0x000000000000008010000080000000501								
Status	0x3FFB0002 { stopped stop&signal } { not stalled }								

Profiling

- Dynamic profiling and statistics
 - Separate stats for PPU and each SPU

mysim/SPE1: Statistics		
SPU DD3.0		

Total cycle count	1102593	
Total Instruction count	643	
Total CPI	1714.76	

Performance Cycle count	1102593	
Performance Instruction count	278825 (272493)	
Performance CPI	3.95 (4.05)	
Branch instructions	24777	
Branch taken	24697	
Branch not taken	80	
Hint instructions	2056	
Hint hit	2078	
Contention at LS between Load/Store and Prefetch 2138		
Single cycle	226936	(20.6%)
Dual cycle	22781	(2.1%)
Nop cycle	6282	(0.6%)
Stall due to branch miss	286330	(26.0%)
Stall due to prefetch miss	0	(0.0%)
Stall due to dependency	372548	(33.8%)
Stall due to fp resource conflict	0	(0.0%)
Stall due to waiting for hint target	2	(0.0%)
Issue stalls due to pipe hazards	147462	(13.4%)
Channel stall cycle	40243	(3.6%)
SPU Initialization cycle	9	(0.0%)

Total cycle	1102593	(100.0%)
Stall cycles due to dependency on each pipelines		
FX2	28871	(7.7% of all dependency stalls)
SHUF	29218	(7.8% of all dependency stalls)
FX3	12291	(3.3% of all dependency stalls)
LS	181307	(48.7% of all dependency stalls)
BR	0	(0.0% of all dependency stalls)
SPR	23	(0.0% of all dependency stalls)
LNOP	0	(0.0% of all dependency stalls)
NOP	0	(0.0% of all dependency stalls)
FXB	0	(0.0% of all dependency stalls)
PR6	19152	(13.2% of all dependency stalls)
FP7	12288	(3.3% of all dependency stalls)
FPD	59398	(15.9% of all dependency stalls)
The number of used registers are 128, the used ratio is 100.00		
dumped pipeline stats		

Code Instrumentation and Profiling

- Fine-grained measurements during simulation are possible via **prof_*** routines
 - Profiling routines are no-ops on the Cell hardware

```
#include <profile.h>

...
prof_clear();
prof_start();
    function_of_interest();
prof_stop();
```

Cell Simulator Availability

- Simulator is not installed on the PS3 hardware
- Contact TAs if you want to run the simulator

Agenda

- Cell Simulator Overview
- Dynamic Profiling Using Counters
- Instruction Scheduling

Performance Counters on the SPUs

- Each SPU has a counter that counts down at a fixed rate (decrementer)
 - Can be used as a clock
 - Suitable for coarse-grained timing (1000s of instructions)

Decrementer Example

```
#define DECR_MAX 0xFFFFFFFF
#define DECR_COUNT DECR_MAX

// Start counting
spu_writetech(SPU_WrDec, DECR_COUNT);
spu_writetech(SPU_WrEventMask, MFC_DECREMENTER_EVENT);
start = spu_readch(SPU_RdDec);

    function_of_interest();


// Stop counting, print count
end = spu_readch(SPU_RdDec);
printf("Time elapsed: %d\n", start - end);
spu_writetech(SPU_WrEventMask, 0);
spu_writetech(SPU_WrEventAck, MFC_DECREMENTER_EVENT);
```

Agenda

- Cell Simulator Overview
- Dynamic Profiling Using Counters
- **Instruction Scheduling**


Review: Instruction Scheduling

- Instructions mostly of the form
 $r3 = f(r1, r2)$
 - Assembly file is a human-readable representation of these instructions
- Conceptually, instructions execute in the order in which they appear in assembly



Review: Instruction Scheduling

- With pipelining, order of instructions is important!
 - Pipeline stalls while waiting for dependencies to complete



Static Profiling

- Use static profiling to see where stalls happen
- Generate assembly and instruction schedule

- **Manually**

- # generate assembly (`xlc -S` also works)

- % `gcc -S filename.c`

- # generate timing information

- % `/opt/ibm/cell-sdk/prototype/bin/spu_timing
-running-count ./filename.s`

- Output stored in `filename.s.timing`

- `-running-count` shows cycles elapsed after each instruction

- **With our Makefile**

- % `SPU_TIMING=1 make filename.s`


Reading the Assembly

- Instructions of the form
OP DEST SRC1 SRC2 ...
- Header indicates source files:

```
.file "dist_spu.c"  
.file 1 "dist_spu.c"  
.file 2 "/opt/ibmcmp/xlc/8.1/include/spu_intrinsics.h"
```

- Markers for source lines:

```
.LS_p1_f1_l19:  
.loc 1 19 0  
ila          $7, a
```



Interpreting Static Profiler Output

Pipeline No.			Assembly	
One digit for each cycle (example: rotqby requires 4 cycles to complete)			Opcode	Operands
129	0D	90	ai	\$6, \$6, -1
129	1D	9012	cwx	\$12, \$5, \$2
133	1	- - -3456	rotqby	\$8, \$8, \$10
134	1	4567	rotqby	\$9, \$9, \$11
138	0D	- - -890123	fm	\$8, \$8, \$9
138	1D	890123	lqx	\$9, \$5, \$2
144	1	- - - - -4567	shufb	\$8, \$8, \$9, \$12

- for stalls

D for dual-issue

-running-count adds cycle count column

Instruction Scheduling on Cell

- In-order execution
- Dual pipeline
 - Pipeline selected based on instruction type
 - Two instructions can be issued simultaneously when dependencies allow
- Goal: scheduling instructions to minimize stalls
 - Loads, fp instructions liable to take a long time
 - Dual-issue whenever possible
 - IPC = 2 (instructions per cycles)
 - CPI = .5 (cycles per instruction)

Example Schedule Optimization

```
(dist_spu.s line 246) .LS_p1_f1_l26:
                        .loc 1 26 0
78                      or      $2,$3,$3
89                      ila      $3,dist
    901234              lqd      $4,80($1)
    - - - - -5678      shli      $4,$4,8
                        678901      lqd      $5,96($1)
                        - - - - -2345  shli      $5,$5,2
                                - - -67 a      $4,$4,$5
```

Example Schedule Optimization

```
(dist_spu.s line 246) .LS_p1_f1_l26:
                        .loc 1 26 0
789012                 lqd    $4,80($1)
890123                 lqd    $5,96($1)
90                     or     $2,$3,$3
01                     ila    $3,dist
--3456                 shli   $4,$4,8
4567                   shli   $5,$5,2
---89                  a      $4,$4,$5
```

8 cycles saved

Exercise 1 (10 minutes)

- Improve performance by rescheduling instructions
 - `wget http://cag.csail.mit.edu/ps3/recitation5/rec5.tar.gz`
 - `tar xzf rec5.tar.gz`
 - `cd rec5/lab1/spu`
- Examine assembly code
 - `export CELL_TOP=/opt/ibm/cell-sdk/prototype`
 - `SPU_TIMING=1 make dist_spu.s`
 - Find an opportunity for performance gain via instruction scheduling and implement it (e.g., reduce stalls after `lqd` instructions near line 246)
- Generate object file from assembly
 - `./make-obj-file; cd ..; make`
 - `make-obj-file` compiles your modified assembly to binary, otherwise your optimization is lost
- Run and evaluate
 - How many cycles did you save?
 - `/opt/ibm/cell-sdk/bin/spu_timing -running-count dist_spu.s`
 - Is the new code correct?
 - Run and check if correctness test passes

Instruction Scheduling

- Compilers are very good at doing this automatically
 - Unoptimized code: 469 cycles
 - Optimized code (**x1c -05**): 188 cycles
- Hand-reordering of optimized assembly is unlikely to produce significant gains except in extreme scenarios

Notes on Static Profiling

- Static profiler presents a skewed view of conditionals, loops
 - 8 cycles saved in the static schedule → how many cycles saved when the program runs?
- Data-dependent behavior not captured
 - Static profiler does not factor in loop trip counts or branch frequencies
 - Profiling doesn't account for branch misprediction

Improving Branch Prediction

- Static branch hinting from source code
 - `if(__builtin_expect(CONDITION, EXPECTED))`
 - Useful macros:
 - `#define LIKELY(exp) __builtin_expect(exp, TRUE)`
`#define UNLIKELY(exp) __builtin_expect(exp, FALSE)`
 - `if(LIKELY(i == j)) { ... }`

Summary

- Static and dynamic profiling tools are used to identify performance bottlenecks

Method	Pros	Cons
Cell simulator Use to get statistical info on program runs	Good statistics on stall sources; no recompile needed	Simulator is slow
Decrementers Use to measure runtime for a segment of code	Easy to set up	Little insight into sources of stalls
Schedule analysis Use to see instruction-level interactions	Identifies exactly where time is spent	Low level; only does straight-line analysis