Bibliography

[1] G. A. Pratt and S. A. Ward. Rationally clocked communication. Unpublished Manuscript, MIT Computer Architecture Group, October 1992.

[2] MIT Computer Architecture Group. Rationally clocked communication. In *Progress Report 29*, pages 101–107. MIT Laboratory for Computer Science, June 1992.

[3] S. A. Ward et al. The NuMesh: A modular, scalable communication substrate. In *Proceedings of the International Conference on Supercomputing*, 1993.

[4] B. Burgess et al. The PowerPC 603 microprocessor. *Communications of the ACM*, June 1994.

[5] IEEE standard for a simple 32-bit backplane bus: NuBus. ANSI/IEEE Std 1196-1987, IEEE, 1988.

[6] T. J. Chaney and C. E. Molnar. Anomalous behavior of synchronizer and arbiter circuits. *IEEE Transactions on Computers*, April 1973.

[7] J. F. Wakerly. A designer's guide to synchronizers and metastability. Technical report, Center for Reliable Computing, Stanford University, February 1988.

[8] G. R. Couranz and D. F. Wann. Theoretical and experimental behavior of synchronizers operating in the metastable region. *IEEE Transactions on Computers*, June 1975.

[9] M. Pěchouček. Anomalous response times of input synchronizers. *IEEE Transactions on Computers*, February 1976.

[10] C. A. Mead and L. Conway. *Introduction to VLSI Systems*, chapter 7. Addison-Wesley, Reading, Mass., 1980.

[11] D. M. Chapiro. *Globally-Asynchronous Locally-Synchronous Systems.* PhD thesis, Stanford University, October 1984.

[12] M. Afghahi and C. Svensson. Performance of synchronous and asynchronous schemes for vlsi systems. *IEEE Transactions on Computers*, July 1992.

[13] W. K. Stewart and S. A. Ward. A solution to a special case of the synchronization problem. *IEEE Transactions on Computers*, January 1988.

[14] R. C. Swiston. An adaptive periodic synchronizer circuit. Bachelor's thesis, MIT, May 1988.

[15] K. Suzuki et al. A 500MHz 32b 0.4μm CMOS RISC Processor LSI. In *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pages 214–215, 1994.

[16] J. Schutz. A 3.3v 0.6μm BiCMOS superscalar microprocessor. In *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pages 202–203, 1994.

[17] E. Rashid et al. A CMOS RISC CPU with on-chip parallel cache. In *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pages 210–211, 1994.

[18] D. C. Flemming. Data transfer apparatus. European Patent Application 81102943.8, Publication number 004294, 1982.

[19] F. Gardner. *Phaselock Techniques.* John Wiley & Sons, New York, 2nd edition, 1979.

[20] D. K. Jeong et al. Design of PLL-based clock generation circuits. *IEEE Journal of Solid-State Circuits*, April 1987.

[21] I. A. Young et al. A PLL clock generator with 5–110 MHz of lock range for microprocessors. *IEEE Journal of Solid-State Circuits*, November 1992.

[22] Neil H. E. Weste and Kamran Eshraghian. *Principles of CMOS VLSI Design: A System Perspective.* Addison-Wesley Publishing Company, Reading, Mass., 2nd edition, 1993.

[23] D. G. Messerschmitt. Synchronization in digital system design. *IEEE Journal on Selected Areas in Communications*, October 1990.

[24] L. R. Dennison, W. J. Dally, and D. Xanthopoulos. Low-latency plesiochronous data retiming. In *Proceedings of the 16th Conference on Advanced Research in VLSI.* IEEE Computer Society, March 1995.

[25] R. D. Rettberg and L. A. Glasser. U. S. Patent 4,700,347, October 1987.

[26] David F. Rogers. *Procedural Elements for Computer Graphics.* McGraw-Hill Book Company, New York, 1985. pages 34–42.

[27] R. M. M. Oberman. A flexible rate multiplier circuit with uniform pulse distribution outputs. *IEEE Transactions on Computers*, August 1972.

[28] R. M. M. Oberman. *Counting and Counters.* John Wiley & Sons, New York, 1981.

[29] Leslie Lamport. LaTeX *: A Document Preparation System.* Addison-Wesley Publishing Company, Reading, Mass., 1986.

[30] Data I/O Corporation, Redmond, Washington. *UniSite User Manual*, 1992. page 7-25.

[31] M. Morris Mano. *Digital Design.* Prentice-Hall, Englewood Cliffs, N.J., 1984. pages 356–357.

[32] D. E. Thomas and Philip R. Moorby. *The Verilog Hardware Description Language.* Kluwer Academic Publishers, Boston, 1991.

[33] Signetics Company, Sunnyvale, California. *Signetics FAST Logic Data Handbook*, 1989.