SavingPowerthroughExplicitMechanisms

DaveMaze,EdwinOlson 6.893,Fall2000

Mainstreamcomputerarchitectures, including the DECAlphafamily and the IntelIA32 andIA64architectures, have historically targeted high performance. Performance has beenenhancedthroughmechanismssuchasout -of-orderexecutionandmultiple executionunits.

These advancements, however, have come at a significant cost of power. For many applications, especially those in the embedded arena, have stringent power requirem Unfortunately, they can also have very high peak performance requirements. Embedded processorscanbedecompressingacomplexMPEG4videostreamonemoment, and sittingidlethenext.Whiletypicaldesktopmicroprocessorsconsumevastlydifferent amountsofpowerwhilebusyandidle,theycannotapproachthelowlevelsofpower dissipationrequiredofembeddedprocessorswhenidle.

Theidealembeddedmicroprocessorcanoperateatalargenumberofperformancelevels, consumingaslittlepoweraspos sible.Varioustechniquesexisttothrottlecycletimeand operatingvoltage, as well as putting functional units to sleep. We would like to extend these ideast of urther reduce power. For example, we could turn offseveral ways of a multi-wayassociative cachewhentheworkingsetissmall, or disable out -of-order executionlogic(andtheissuequeues.extraregisters.etc,thatusuallyaccompanyit). OtherideasincludeskippingTLB/cacheaccesseswhenthecompilercanstatically determinewhetherahitw ouldoccur.

Wealsoproposetodoasmuchofthisaspossibleatcompiletime; the last thing that a low-powermicroprocessorneedsisadditionalcircuitrytoperformrun -timeprofiling.It isnotpossibletoperformallsuchoptimizationsatcompiletime .Forexample,itwould bevery difficult to determine the working set for code that can operate on variously sized buffers.Acarefullychosensetofperformancecounterscouldallowthecompilertoemit codetoconditionallychangetheoperatingconfigur ationbasedonthevaluesofthe performancecounters.

Wewillbeginourworkbynarrowingdownourlistofcandidateapproachestothemost promisingandnovelbycontinuingtosearchforrelevantliteratureandprofilingcodeto determine the amount of improvement that could be realized. Preliminary estimates shouldbeavailablebyourfirstcheckpoint,October19.

Aprocessofrefinementbeginsafterthefirstcheckpoint, asweextendourideas, build automatedtoolsforcompilingcode(perhapsaSUIF optimizationpass).Weanticipate th high-qualityresultsbyoursecondcheckpoint,November9

ents.

OurtoolswillincludeaMIPSISAsimulatorforprofilingcodeandanalyzingdifferent optimzationmethods.SyCHOSysmightbeusedtohelpmeasureenergynumbe rs.We mayusetheSUIFcompilersuitetooptimizecodeforlow -power.